FUJITSU SEMICONDUCTOR
DATA SHEET

8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89890 Series

MB89898/899/P899/PV890

■ OUTLINE

The MB89890 series is a line of single-chip microcontrollers containing a great variety of peripheral functions such as dual clock control systems, 4-stage operating speed controller, DTMF signal generator, timer, PWM timer, serial interface, modem, A/D converter and external interrupt, as well as compact instruction set.

■ FEATURES

- F²MC-8L family CPU core
- Dual clock control system
- Maximum memory size: 64 Kbytes
- Minimum execution time: 0.5 μs at 8 MHz
- Interrupt processing time: 4.5 μs at 8 MHz
- I/O ports: max. 85 ports
- 21-bit time-base counter
- 8-bit PWM timer
- DTMF generator
- 8/16-bit timer
- 8-bit serial I/O
- Serial I/O with 1-byte buffer
- A/D converter
- Modem timer (pulse-width counter)
- Modem signal output

(Continued)

■ PACKAGE

100-pin Plastic QFP

100-pin Ceramic MQFP

(FPT-100P-M06)

(MQP-100C-P01)

MB89890 Series

(Continued)
- External interrupt: 16 channels
- Power-on reset function
- Low-power consumption modes (subclock mode, watch mode, sleep mode, stop mode)
- CMOS technology

■ PRODUCT LINEUP

Part number / Item	MB89898	MB89899	MB89P899	MB89PV890
Classification	Mass-produced products (mask ROM products)		One-time product OTPROM product	Piggyback/ evaluation product (for development)
ROM size	48 K × 8 bits (internal mask ROM)	60 K × 8 bits (internal mask ROM)	60 K × 8 bits (internal OTPROM)	60 K × 8 bits (external ROM)
RAM size	1.5 K × 8 bits	2.0 K × 8 bits		
Instruction bit length	8 bits			
Instruction length	1 to 3 bytes			
Data bit length	1, 8, 16 bits			
The number of instructions	136			
Clock generator	Internal			
Minimum execution time	0.5 μs at 8 MHz to 8 μs at 8 MHz, 61 μs at 32.768 kHz			
Interrupt processing time	4.5 μs at 8 MHz to 72 μs at 8 MHz, 549.3 μs at 32.768 kHz			
Ports ( ) indicate shared function ports.	General-purpose output ports (N-ch open-drain): 21 (8) General-purpose output ports (CMOS): 8 (0) General-purpose I/O ports (N-ch open-drain): 8 (6) General-purpose I/O ports (CMOS): 48 (29) Total: 85 (43)			
PWM timer	8 bits × 1 channel			
Timer/counter	8 bits × 2 channels or 16 bits × 1 channel			
Serial I/O	8-bit serial I/O (with 1-byte buffer) × 1			
A/D converter	8 bits × 8 channels			
DTMF generator	CCITT all-tone output capable (1 to $0_{(10)}$, *, #, A to D) Single-tone output capable			
Soft modem receiving timer	5-bit noise reduction circuit + pulse-width measurement timer			

(Continued)

2

MB89890 Series

(Continued)

Part number Item	MB89898	MB89899	MB89P899	MB89PV890
Soft modem transmitting circuit	approximately 1208 bps, approximately 2415 bps modem output			
External interrupt	16			
Time-base timer	21 bits			
Watch prescaler	15 bits			
Standby mode	Watch mode, subclock mode, sleep mode, stop mode			
Process	CMOS			
Operating voltage*	2.2 V to 6.0 V		2.7 V to 6.0 V	
EPROM for use				MBM27C512-20TV

* : Varies with conditions such as operating frequencies.

■ PACKAGE AND CORRESPONDING MODELS

Package	MB89898 MB89899 MB89P899	MB89PV890
FPT-100P-M06	○	×
MQP-100C-P01	×	○

○ : Available   × : Not available

Note: For more information about each package, see "■ External Dimensions".

■ DIFFERENCES AMONG MODELS

1. Memory Size

Before evaluating using the piggyback model, verify its difference from the model that will actually be used.

2. Current Consumption

• In the case of the MB89PV890, added is the current consumed by the EPROM which is connected to the top socket.

• When operated at low speed the product with an OTPROM (EPROM) will consume more current than the product with a mask ROM. However, the same is current consumption in sleep/stop mode.

3. Mask Options

Functions that can be selected as options and how to designate these options vary with product. Before using options, check "■ Mask Options". Take particular care on the following points:

• Options are fixed on the MB89PV890.

• Pull-up resistor options on the MB89P899 are in 2-bit units for P00 to P07, P10 to P17, P60 to P67, P90 to P97, and PA0 to PA7. Options are in 1-bit units for P40 to P44, P70 to P77, P80 to P87.

3

MB89890 Series

■ PIN ASSIGNMENT

(Top view)

Top pins (left to right, 100 to 81):
PA7/INT3, PA6/INT2, PA5/INT1, PA4/INT0, PA3/INTB, DTMF, AVR, (AVcc) Vcc, P57/AN07, P56/AN06, P55/AN05, P54/AN04, P53/AN03, P52/AN02, P51/AN01, P50/AN00, (AVss) Vss, PA2/INTA, PA1/INT29, PA0/INT28

Left side pins (top to bottom):
Pin	Name
1	Vcc
2	X1A
3	X0A
4	MOD0
5	MOD1
6	X0
7	X1
8	Vss
9	RST
10	P00
11	P01
12	P02
13	P03
14	P04
15	P05
16	P06
17	P07
18	P10
19	P11
20	P12
21	P13
22	P14
23	P15
24	P16
25	P17
26	P20
27	P21
28	P22
29	P23
30	P24

Right side pins (top to bottom):
Pin	Name
80	P97/INT27
79	P96/INT26
78	P95/INT25
77	P94/INT24
76	P93/INT23
75	P92/INT22
74	P91/INT21
73	P90/INT20
72	P87
71	P86
70	P85
69	P84
68	P83
67	P82
66	P81
65	P80
64	P77
63	P76
62	P75/BSO2
61	P74/BSI2
60	P73/BSK2
59	Vss
58	P72/SO2
57	P71/SI2
56	P70/SK2
55	P67/BSO1
54	P66/BSI1
53	P65/BSK1
52	P64
51	P63/MSKO

Bottom pins (left to right, 31 to 50):
P25, P26, P27, P40, P41, P42, P43, P44, P30/PWM, P31/BUZR, P32/MSKI, P33, P34, P35/SK1, P36/SI1, P37/SO1, P60/TMO1, P61/TMO2, P62/TCLK, Vcc

(FPT-100P-M06)

4

MB89890 Series

(Top view)

Top pins (100–81):
PA7/INT3, PA6/INT2, PA5/INT1, PA4/INT0, PA3/INTB, DTMF, AVR, (AVcc) Vcc, P57/AN07, P56/AN06, P55/AN05, P54/AN04, P53/AN03, P52/AN02, P51/AN01, P50/AN00, (AVss) Vss, PA2/INTA, PA1/INT29, PA0/INT28

Left side pins (1–30):

Pin	Name
1	Vcc
2	X1A
3	X0A
4	MOD0
5	MOD1
6	X0
7	X1
8	Vss
9	RST
10	P00
11	P01
12	P02
13	P03
14	P04
15	P05
16	P06
17	P07
18	P10
19	P11
20	P12
21	P13
22	P14
23	P15
24	P16
25	P17
26	P20
27	P21
28	P22
29	P23
30	P24

Right side pins (80–51):

Pin	Name
80	P97/INT27
79	P96/INT26
78	P95/INT25
77	P94/INT24
76	P93/INT23
75	P92/INT22
74	P91/INT21
73	P90/INT20
72	P87
71	P86
70	P85
69	P84
68	P83
67	P82
66	P81
65	P80
64	P77
63	P76
62	P75/BSO2
61	P74/BSI2
60	P73/BSK2
59	Vss
58	P72/SO2
57	P71/SI2
56	P70/SK2
55	P67/BSO1
54	P66/BSI1
53	P65/BSK1
52	P64
51	P63/MSKO

Bottom pins (31–50):
P25, P26, P27, P40, P41, P42, P43, P44, P30/PWM, P31/BUZR, P32/MSKI, P33, P34, P35/SK1, P36/SI1, P37/SO1, P60/TMO1, P61/TMO2, P62/TCLK, Vcc

Inner top pins: O6, O5, O4, N.C., Vss, O3, O2
Inner right pins: 01, N.C., A0, A1, A2, A3, A4, A5, A6
Inner left pins: O7, O8, CE, A10, OE, N.C., A11, A9, A8
Inner bottom pins: A13, A14, Vcc, N.C., A15, A12, A7
Inner markings: 132, 101

(MQP-100C-P01)

• **Pin assignment on package top (MB89PV890 only)**

Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
101	N.C.	109	A2	117	N.C.	125	OE
102	A15	110	A1	118	O4	126	N.C.
103	A12	111	A0	119	O5	127	A11
104	A7	112	N.C.	120	O6	128	A9
105	A6	113	O1	121	O7	129	A8
106	A5	114	O2	122	O8	130	A13
107	A4	115	O3	123	CE	131	A14
108	A3	116	Vss	124	A10	132	Vcc

N.C.: Internally connected. Do not use.

5

MB89890 Series

■ PIN DESCRIPTION

Pin no.	Pin name	Circuit type	Function
QFP*1, MQP*2			
6	X0	A	Crystal oscillator pins (8 MHz)
7	X1		
3	X0A	B	Crystal oscillator pins (32.768 kHz)
2	X1A		
4	MOD0	C	Operation mode select pins Connect to V_{SS} (GND) when using.
5	MOD1		
9	$\overline{RST}$	D	Reset input pin
10 to 17	P00 to P07	E	General-purpose I/O ports
18 to 25	P10 to P17	E	General-purpose I/O ports
26 to 33	P20 to P27	G	General-purpose I/O ports
39	P30/PWM	F	General-purpose I/O port Also serves as an 8-bit PWM.
40	P31/BUZR	F	General-purpose I/O port Also serves as a buzzer output.
41	P32/MSKI	F	General-purpose I/O port Also serves as a modem timer.
42, 43	P33, P34	F	General-purpose I/O ports
44, 45, 46	P35/SK1, P36/SI1, P37/SO1	F	General-purpose I/O ports Also serve as an 8-bit serial I/O output 1.
34 to 38	P40 to P44	J	General-purpose I/O ports
85 to 92	P50/AN00 to P57/AN07	H	General-purpose output ports Also serve as an analog input.
47, 48, 49	P60/TMO1, P61/TMO2, P62/TCLK	F	General-purpose I/O ports Also serve as an 8/16-bit timer.
51	P63/MSKO	F	General-purpose I/O port Also serves as a modem output.
52	P64	F	General-purpose I/O port
53, 54, 55	P65/BSK1, P66/BSI1, P67/BSO1	F	General-purpose I/O ports Also serve as a serial I/O output 1 with 1-byte buffer.
56, 57, 58	P70/SK2, P71/SI2, P72/SO2	I	General-purpose I/O ports Also serve as an 8-bit serial I/O output 2.

(Continued)

*1: FPT-100P-M06
*2: MQP-100C-P01

MB89890 Series

(Continued)

Pin no. QFP[*1,] MQP[*2]	Pin name	Circuit type	Function
60, 61, 62	P73/BSK2, P74/BSI2, P75/BSO2	I	General-purpose I/O ports Also serve as a serial I/O output 2 with 1-byte buffer.
63, 64	P76, P77	I	General-purpose I/O ports
65 to 72	P80 to P87	J	General-purpose output ports
73 to 80	P90/$\overline{\text{INT20}}$ to P97/$\overline{\text{INT27}}$	F	General-purpose I/O ports External interrupt input is hysteresis input.
81, 82, 83	PA0/$\overline{\text{INT28}}$, PA1/$\overline{\text{INT29}}$, PA2/$\overline{\text{INTA}}$	F	General-purpose I/O ports External interrupt input is hysteresis input.
96, 97 to 100	PA3/$\overline{\text{INTB}}$, PA4/INT0 to PA7/INT3	F	General-purpose I/O ports External interrupt input is hysteresis input.
95	DTMF	K	DTMF signal output pin
1, 50	V_{CC}	–	Power supply pin
8, 59	V_{SS}	–	Power supply (GND) pin
93	V_{CC} (AV_{CC})	–	Power supply pin
84	V_{SS} (AV_{SS})	–	Power supply GND pin
94	AVR	–	A/D converter reference input pin

*1: FPT-100P-M06
*2: MQP-100C-P01

MB89890 Series

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	X1 N-ch P-ch X0 P-ch N-ch Main clock control signal	Main clock • Oscillator feedback resistor: approximately 2 MΩ at 5 V
B	X1A N-ch P-ch X0A P-ch N-ch Subclock control signal	Subclock • Oscillator feedback resistor: approximately 4.5 MΩ at 5 V
C		
D	R P-ch N-ch	• Output pull-up resistor (P-ch) At approximately 50 kΩ/5 V • Hysteresis input
E	R P-ch P-ch N-ch	• CMOS output • CMOS input • Pull-up resistor optional

(Continued)

8

(Continued)

Type	Circuit	Remarks
F		• CMOS output • Hysteresis input • Pull-up resistor optional
G		• CMOS output
H		• N-ch open-drain output • Analog input
I		• N-ch open-drain output • Hysteresis input • Pull-up resistor optional

(Continued)

9

MB89890 Series

(Continued)

Type	Circuit	Remarks
J		• N-ch open-drain output • Pull-up resistor optional
K		• DTMF analog output

MB89890 Series

■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "■ Electrical Characteristics" is applied between V_{CC} and V_{SS}.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also take care to prevent the analog power supply (AV_{CC} and AVR) and analog input from exceeding the digital power supply (V_{CC}) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AV_{CC} = DAVC = V_{CC} and AV_{SS} = AVR = V_{SS} even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although operation is assured within the rated range of V_{CC} power supply voltage, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important.   As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required for even power-on reset (optional) and release from stop mode.

MB89890 Series

## ■ PROGRAMMING TO THE EPROM ON THE MB89P899

The MB89P899 is a one-time PROM version of the MB89890 series.

1. Features

- 60-Kbyte PROM on chip
- Option can be set using the EPROM programmer.
- Equivalency to the MBM27C1001, in EPROM mode (when programmed with the EPROM programmer), supports 4-byte programming mode.

2. Memory Space

Memory space in each mode such as 60-Kbyte PROM, option area is diagrammed below.

3. Programming to the EPROM

In EPROM mode the MB89P899 functions equivalent to the MBM27C1001. This allows the EPROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

When the operating ROM area for a single chip is 60 Kbytes (01000_H to $0FFFF_H$) the EPROM can be programmed as follows:

- **Programming procedure**

(1) Set the EPROM programmer to MBM27C1001.

(2) Load program data into the EPROM programmer at 01000_H to $0FFFF_H$.
Load option data into addresses $00FE4_H$ to $00FFC_H$. (For information about each corresponding options, see "7. Setting OTPROM Options.")

(3) Program to $00FE4_H$ to $00FFC_H$, and 01000_H to $0FFFF_H$ with the EPROM programmer.

12

MB89890 Series

4. Recommended Screening Conditions

High-Temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.

```
          ┌─────────────────────┐
          │   Program, verify   │
          └─────────────────────┘
                     │
                     ▼
          ┌─────────────────────┐
          │       Aging         │
          │  +150°C, 48 Hrs.    │
          └─────────────────────┘
                     │
                     ▼
          ┌─────────────────────┐
          │  Data verification  │
          └─────────────────────┘
                     │
                     ▼
          (       Assembly       )
```

5. Programming Yield

Due to its nature, bit programming test can't be conducted as Fujitsu delivery test. For this reason, a programming yield of 100% cannot be assured at all times.

6. EPROM Programmer Socket Adapter

Part number	Package	Compatible socket adapter Sun Hayato Co., Ltd.
MB89P899	QFP-100	ROM-100QF-32DP-8LA

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403
FAX (81)-3-5396-9106

MB89890 Series

7. Setting OTPROM Options

The programming procedure is the same as that for the program data. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map.

• **PROM Option Bitmap**

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00FE4$_H$	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Single/ double clock 1: 2 clock sytems 0: 1 clcok system	Reset output 1: Yes 0: No	Power-on reset 1: Yes 0: No	Oscillation stabilization time 11 2^{18}/F$_{CH}$ 10 2^{16}/F$_{CH}$ 01 2^{12}/F$_{CH}$ 00 2^3/F$_{CH}$	
00FE8$_H$	P17, P16 Pull-up 1: No 1: Yes	P15, P14 Pull-up 1: No 1: Yes	P13, P12 Pull-up 1: No 0: Yes	P11, P10 Pull-up 1: No 0: Yes	P07, P06 Pull-up 1: No 0: Yes	P05, P04 Pull-up 1: No 0: Yes	P03, P02 Pull-up 1: No 0: Yes	P01, P00 Pull-up 1: No 0: Yes
00FEC$_H$	P67, P66 Pull-up 1: No 0: Yes	P65, P64 Pull-up 1: No 0: Yes	P63, P62 Pull-up 1: No 0: Yes	P61, P60 Pull-up 1: No 0: Yes	P37, P36 Pull-up 1: No 0: Yes	P35, P34 Pull-up 1: No 0: Yes	P33, P32 Pull-up 1: No 0: Yes	P31, P30 Pull-up 1: No 0: Yes
00FF0$_H$	PA7, PA6 Pull-up 1: No 0: Yes	PA5, PA4 Pull-up 1: No 0: Yes	PA3, PA2 Pull-up 1: No 0: Yes	PA1, PA0 Pull-up 1: No 0: Yes	P97, P96 Pull-up 1: No 0: Yes	P95, P94 Pull-up 1: No 0: Yes	P93, P92 Pull-up 1: No 0: Yes	P91, P90 Pull-up 1: No 0: Yes
00FF4$_H$	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	P44 Pull-up 1: No 0: Yes	P43 Pull-up 1: No 0: Yes	P42 Pull-up 1: No 0: Yes	P41 Pull-up 1: No 0: Yes	P40 Pull-up 1: No 0: Yes
00FF8$_H$	P77 Pull-up 1: No 0: Yes	P76 Pull-up 1: No 0: Yes	P75 Pull-up 1: No 0: Yes	P74 Pull-up 1: No 0: Yes	P73 Pull-up 1: No 0: Yes	P72 Pull-up 1: No 0: Yes	P71 Pull-up 1: No 0: Yes	P70 Pull-up 1: No 0: Yes
00FFC$_H$	P87 Pull-up 1: No 0: Yes	P86 Pull-up 1: No 0: Yes	P85 Pull-up 1: No 0: Yes	P84 Pull-up 1: No 0: Yes	P83 Pull-up 1: No 0: Yes	P82 Pull-up 1: No 0: Yes	P81 Pull-up 1: No 0: Yes	P80 Pull-up 1: No 0: Yes

Notes: • Note that option area address values are equivalent to every fourth address to accommodate 4-byte programming mode.
• Each bit is set to '1' as the initialized value, therefore the pull-up option is not selected.

MB89890 Series

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C512-20TV

2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Adapter socket part mumber
LCC-32 (Rectangle)	ROM-32LC-28DP-YG

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403
FAX (81)-3-5396-9106

3. Memory Space

4. Programming Procedure

(1) Set the EPROM programmer to MBM27C512-20TV.

(2) Load program data into the EPROM programmer at 1000_H to $FFFF_H$.

(3) Program to 1000_H to $FFFF_H$ with the EPROM programmer.

MB89890 Series

■ BLOCK DIAGRAM

MB89890 Series

■ CPU CORE

1. Memory Space

The microcontrollers of the MB89890 series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is allocated from the lowest address.   The data area is allocated immediately above the I/O area. The data area can be divided into register, stack, and direct areas, according to the application. The program area is allocated from exactly the opposite end, that is, near the highest address. The tables of interrupt reset vectors and vector call instructions are allocated from the highest address within the program area. The memory space of the MB89890 series is structured as illustrated below:

• Memory Space

MB89890 Series

2. Registers

The F^{2}MC-8L family has two types of registers; dedicated hardware registers in the CPU and general-purpose memory registers. The following dedicated registers are provided:

Program counter (PC):   A 16-bit-long register for indicating the instruction storage positions

Accumulator (A):   A 16-bit-long temporary register for arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T):   A 16-bit-long register which is used for arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX):   A 16-bit-long register for index modification

Extra pointer (EP) :   A 16-bit-long pointer for indicating a memory address

Stack pointer (SP) :   A 16-bit-long pointer for indicating a stack area

Program status (PS) :   A 16-bit-long register for storing a register pointer, a condition code

	16 bits		Initial value
PC	: Program counter	FFFD$_H$
A	: Accumulator	indeterminate
T	: Temporary accumulator	indeterminate
IX	: Index register	indeterminate
EP	: Extra pointer	indeterminate
SP	: Stack pointer	indeterminate
PS	: Program status	I-flag = 0, IL1, 0 = 11 The other bit values are indeterminate.

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR) (see the diagram below).

• **Structure of the Program Status Register**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PS			RP			Vacancy	Vacancy	Vacancy	H	I	IL1, 0		N	Z	V	C

RP   CCR

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

• **Rule for Conversion of Actual Addresses of the General-purpose Register Area**

RP   Lower OP codes

"0" "0" "0" "0" "0" "0" "0" "1" | R4 R3 R2 R1 R0 | b2 b1 b0 |

↓   ↓   ↓   ↓   ↓   ↓   ↓   ↓   ↓   ↓   ↓   ↓   ↓   ↓   ↓   ↓

Generated addresses A15 A14 A13 A12 A11 A10 A9   A8   A7   A6   A5   A4   A3   A2   A1   A0

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data, and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	0	High
0	1	1	
1	0	2	
1	1	3	Low

N-flag: Set to '1' if the highest bit becomes '1' as the result of an arithmetic operation. Cleared to '0' otherwise.

Z-flag: Set to '1' when an arithmetic operation results in '0'. Cleared to '0' otherwise.

V-flag: Set to '1' if the complement on '2' overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.

C-flag: Set to '1' when a carry or borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. Set to the shift-out value in the case of a shift instruction.

MB89890 Series

The following general-purpose registers are provided:

General-purpose registers: An 8-bit-long register for storing data

The general-purpose registers are of 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used. The bank currently in use is indicated by the register bank pointer (RP).

• **Register Bank Configuraiton**

This address = $0100_H + 2 \times (RP)$

R 0
R 1
R 2
R 3
R 4
R 5
R 6
R 7

32 banks

Memory area

MB89890 Series

■ I/O MAP

Address	Write/read	Register name	Register description
00$_H$	(R/W)	PDR0	Port 0 data register
01$_H$	(W)	DDR0	Port 0 data direction register
02$_H$	(R/W)	PDR1	Port 1 data register
03$_H$	(W)	DDR1	Port 1 data direction register
04$_H$	(R/W)	PDR2	Port 2 data register
05$_H$			Vacancy
06$_H$			Vacancy
07$_H$	(R/W)	SCC	System clock control register
08$_H$	(R/W)	SMC	Standby control register
09$_H$	(R/W)	WDTC	Watchdog control register
0A$_H$	(R/W)	TBTC	Time-base timer control register
0B$_H$	(R/W)	WPCR	Watch prescaler control register
0C$_H$	(R/W)	PDR3	Port 3 data register
0D$_H$	(R/W)	DDR3	Port 3 data direction register
0E$_H$	(R/W)	PDR4	Port 4 data register
0F$_H$	(R/W)	BZCR	Buzzer register
10$_H$	(R/W)	PDR5	Port 5 data register
11$_H$			Vacancy
12$_H$	(R/W)	PDR6	Port 6 data register
13$_H$	(R/W)	DDR6	Port 6 direction register
14$_H$	(R/W)	PDR7	Port 7 data register
15$_H$			Vacancy
16$_H$	(R/W)	PDR8	Port 8 data register
17$_H$			Vacancy
18$_H$	(R/W)	PDR9	Port 9 data register
19$_H$	(R/W)	DDR9	Port 9 data direction register
1A$_H$	(R/W)	PDRA	Port A data register
1B$_H$	(R/W)	DDRA	Port A data direction register
1C$_H$	(R/W)	SMR	Serial mode register
1D$_H$	(R/W)	SDR	Serial data register
1E$_H$	(R/W)	CNTR	PWM control register
1F$_H$	(W)	COMR	PWM compare register

(Continued)

21

MB89890 Series

(Continued)

Address	Write/read	Register name	Register description
20ₕ	(R/W)	DTMC	DTMF control register
21ₕ	(R/W)	DTMD	DTMF data register
22ₕ	(R/W)	SBMR	Serial mode register with1-byte buffer
23ₕ	(R/W)	SBFR	Serial flag register with1-byte buffer
24ₕ	(W)	SBUFW	Serial write register with1-byte buffer
	(R)	SBUFR	Serial read register with1-byte buffer
25ₕ	(R)	SBDR	Serial data register with1-byte buffer
26ₕ	(R/W)	T2CR	Timer 2 control register
27ₕ	(R/W)	T1CR	Timer 1 control register
28ₕ	(R/W)	T2DR	Timer 2 data register
29ₕ	(R/W)	T1DR	Timer 1 data register
2Aₕ	(R/W)	MODC	Modem output control register
2Bₕ	(R/W)	MODA	Modem output data register
2Cₕ			Vacancy
2Dₕ	(R/W)	ADC1	A/D converter control register 1
2Eₕ	(R/W)	ADC2	A/D converter control register 2
2Fₕ	(R/W)	ADCD	A/D converter data register
30ₕ	(R/W)	EIE1	External interrupt 1 enable register
31ₕ	(R/W)	EIF1	External interrupt 1 flag register
32ₕ	(R/W)	EIE2	External interrupt 2 enable register
33ₕ	(R/W)	EIF2	External interrupt 2 flag register
34ₕ	(R/W)	MDC1	Modem timer control 1 register
35ₕ	(R/W)	MDC2	Modem timer control 2 register
36ₕ	(R/W)	MLDH	Modem timer "H" level data register
37ₕ	(R/W)	MLDL	Modem timer "L" level data register
38ₕ			Vacancy
39ₕ			Vacancy
3Aₕ			Vacancy
3Bₕ			Vacancy
3Cₕ			Vacancy
3Dₕ	(R/W)	SSEL	Serial I/O port switching register
3Eₕ			Vacancy
3Fₕ			Vacancy

(Continued)

22

MB89890 Series

(Continued)

Address	Write/read	Register name	Register description
40$_H$ to 7B$_H$	Vacancy		
7C$_H$	(W)	ILR1	Interrupt level register 1
7D$_H$	(W)	ILR2	Interrupt level register 2
7E$_H$	(W)	ILR3	Interrupt level register 3
7F$_H$	Vacancy		

Note: Do not use vacancies.

MB89890 Series

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AV$_{SS}$ = V$_{SS}$ = 0.0 V)

Parameter	Symbol	Value Min.	Value Max.	Unit	Remarks
Power supply voltage	V$_{CC}$	V$_{SS}$ – 0.3	V$_{SS}$ + 7.0	V	
	AV$_{CC}$	V$_{SS}$ – 0.3	V$_{SS}$ + 7.0	V	Set V$_{CC}$ = AV$_{CC}$*
	AVR	V$_{SS}$ – 0.3	V$_{SS}$ + 7.0	V	AVR must not exceed "AV$_{CC}$ + 0.3 V".
Input voltage	V$_I$	V$_{SS}$ – 0.3	V$_{CC}$ + 0.3	V	Except P40 to P44, P70 to P77, P80 to P87
		V$_{SS}$ – 0.3	V$_{SS}$ + 7.0	V	P40 to P44, P70 to P77, P80 to P87
Output voltage	V$_O$	V$_{SS}$ – 0.3	V$_{CC}$ + 0.3	V	
"L" level maximum output current	I$_{OL}$	—	20	mA	Peak value
"L" level average output current	I$_{OLAV}$	—	10	mA	Specified by the average value of 1 hour.
"L" level total maximum output current	$\sum$I$_{OL}$	—	120	mA	Peak value
"L" level total average output current	$\sum$I$_{OLAV}$	—	40	mA	Specified by the average value of 1 hour.
"H" level maximum output current	I$_{OH}$	—	–20	mA	Peak value
"H" level average output current	I$_{OHAV}$	—	–10	mA	Specified by the average value of 1 hour.
"H" level total maximum output current	$\sum$I$_{OH}$	—	–60	mA	Peak value
"H" level total average output current	$\sum$I$_{OHAV}$	—	–20	mA	Specified by the average value of 1 hour.
Power consumption	P$_D$	—	200	mW	
Operating temperature	T$_A$	–20	+85	°C	
Storage temperature	Tstg	–55	+150	°C	

* : Use AV$_{CC}$ and V$_{CC}$ set to the same voltage.
   Take care so that AV$_{CC}$ does not exceed V$_{CC}$, such as when power is turned on.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

24

2. Recommended Operating Conditions

$(AV_{SS} = V_{SS} = 0.0 \text{ V})$

Parameter	Symbol	Value Min.	Value Max.	Unit	Remarks
Power supply voltage	V_{CC} AV_{CC}	2.2*	6.0	V	See Figure 1.
		1.5	6.0	V	Retains the RAM state in the stop mode
	AVR	2.0	AV_{CC}	V	
Operating temperature	T_A	−20	+85	°C	

* : This value varies with the DTMF generator assurance range.

Figure 1 Operation Assurance Range

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

MB89890 Series

3. DC Characteristics

(AV$_{CC}$ = V$_{CC}$ = 5.0 V±10%, AV$_{SS}$ = V$_{SS}$ = 0.0 V, T$_A$ = −20°C to +85°C)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
"H" level input voltage	V$_{IH}$	P00 to P07, P10 to P17	—	0.7 V$_{CC}$	—	V$_{CC}$ + 0.3	V	
	V$_{IHS}$	P30 to P37, P60 to P67, P90 to P97, PA0 to PA7, $\overline{RST}$, MOD0, MOD1, X0, X0A	—	0.8 V$_{CC}$	—	V$_{CC}$ + 0.3	V	
"L" level input voltage	V$_{IL}$	P00 to P07, P10 to P17	—	V$_{SS}$ − 0.3	—	0.3 V$_{CC}$	V	
	V$_{ILS}$	P30 to P37, P60 to P67, P90 to P97, PA0 to PA7, $\overline{RST}$, MOD0, MOD1, X0, X0A	—	V$_{SS}$ − 0.3	—	0.2 V$_{CC}$	V	
Open-drain output pin applied voltage	V$_D$	P40 to P47, P70 to P77, P80 to P87	—	V$_{SS}$ − 0.3	—	V$_{SS}$ + 7.0	V	N-ch open-drain
		P50 to P57	—	V$_{SS}$ − 0.3	—	V$_{CC}$ + 0.3	V	N-ch open-drain
"H" level output voltage	V$_{OH}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, P90 to P97, PA0 to PA7	I$_{OH}$ = −2.0 mA	2.4	—	—	V	
"L" level output voltage	V$_{OL1}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, P90 to P97, PA0 to PA7	I$_{OL}$ = 4.0 mA	—	—	0.4	V	
	V$_{OL2}$	$\overline{RST}$	I$_{OL}$ = 4.0 mA	—	—	0.4	V	
	V$_{OL3}$	P40 to P44, P70 to P77, P80 to P87	I$_{OL}$ = 8.0 mA	—	—	0.6	V	
Input leakage current (Hi-z output leakage current)	I$_{LI}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P44, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA7, MOD0, MOD1	0.45 V < V$_I$ < V$_{CC}$	—	—	±5	μA	

(Continued)

MB89890 Series

(Continued)

(AV$_{CC}$ = V$_{CC}$ = 5.0 V±10%, AV$_{SS}$ = V$_{SS}$ = 0.0 V, T$_A$ = –20°C to +85°C)

Parameter	Symbol	Pin	Condition	Value Min.	Value Typ.	Value Max.	Unit	Remarks
Power supply current	I$_{CC}$	V$_{CC}$	When DTMF operation is stopped — F$_{CH}$ = 4 MHz V$_{CC}$ = 5.0 V in the main clock operation	—	6	9	mA	Highest gear speed
			F$_{CH}$ = 4 MHz V$_{CC}$ = 3.0 V in the main clock operation	—	1.2	1.8	mA	Lowest gear speed
			F$_{CH}$ = 8 MHz V$_{CC}$ = 5.0 V in the main clock operation	—	13	26	mA	Highest gear speed
			F$_{CH}$ = 8 MHz V$_{CC}$ = 3.0 V in the main clock operation	—	3	5	mA	Lowest gear speed
	I$_{CCS1}$		F$_{CH}$ = 4 MHz V$_{CC}$ = 5.0 V in the main sleep mode	—	2.5	4	mA	Highest gear speed
			F$_{CH}$ = 8 MHz V$_{CC}$ = 5.0 V in the main sleep mode	—	4	8	mA	Highest gear speed
	I$_{CCS2}$		F$_{CL}$ = 32.768 kHz V$_{CC}$ = 3.0 V in the subclock sleep mode	—	15	2.5	μA	
	I$_{CCH1}$		T$_A$ = +25°C V$_{CC}$ = 3.0 V in the subclock stop mode	—	—	1	μA	

(Continued)

27

MB89890 Series

(Continued)

$(AV_{CC} = V_{CC} = 5.0 \text{ V}\pm10\%, AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -20°C \text{ to } +85°C)$

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Power supply current	I_{CCH2}	V_{CC}	When DTMF operation is stopped — $T_A = +85°C$ $V_{CC} = 3.0$ V in the subclock stop mode	—	1	10	μA	
	I_{CSB}		$F_{CL} = 32.768$ kHz $V_{CC} = 3.0$ V in the subclock operation	—	50	75	μA	
	I_{CCT}		$F_{CL} = 32.768$ kHz $V_{CC} = 3.0$ V in the watch mode	—	—	15	μA	
	I_{CCD}		During DTMF operation — $F_{CH} = 4$ MHz $V_{CC} = 5.0$ V in the main clock operation	—	8	12	mA	Highest gear speed
			$F_{CH} = 4$ MHz $V_{CC} = 3.0$ V in the main clock operation	—	2.3	3.4	mA	Lowest gear speed
			$F_{CH} = 8$ MHz $V_{CC} = 5.0$ V in the main clock operation	—	17	31	mA	Highest gear speed
			$F_{CH} = 8$ MHz $V_{CC} = 3.0$ V in the main clock operation	—	6	11	mA	Lowest gear speed
	I_A	AV_{CC}	$F_{CH} = 8$ MHz	—	1.5	3.5	mA	When A/D conversion is operating
	I_{AH}			—	1	5	μA	When A/D conversion is not operating
Input capacitance	C_{IN}	Other than AV_{CC}, AV_{SS}, V_{CC}, and V_{SS}	—	—	10	—	pF	

28

MB89890 Series

4. AC Characteristics

(1) Reset Timing

(V_{CC} = +5.0 V±10%, V_{SS} = 0.0 V, T_A = −20°C to +85°C)

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min.	Max.		
$\overline{RST}$ "L" pulse width	t_{ZLZH}	—	48 t_{XCYL}	—	ns	
$\overline{RST}$ "H" pulse width	t_{ZHZL}		24 t_{XCYL}	—	ns	

Note: t_{XCYL} is the oscillation cycle input to the X0.

(2) Power-on Reset

(V_{SS} = 0.0 V, T_A = −20°C to +85°C)

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min.	Max.		
Power supply rising time	t_R	—	—	50	ms	Power-on reset function only
Power supply cut-off time	t_{OFF}		1	—	ms	Due to repeated operations

Note: Make sure that power supply rises within the selected oscillation stabilization time selected.
If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.

29

MB89890 Series

(3) Clock Timing

(V$_{CC}$ = +5.0 V±10%, V$_{SS}$ = 0.0 V, T$_A$ = −20°C to +85°C)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Clock frequency	F$_{CH}$	X0, X1	—	1	—	8	MHz	Main clock
	F$_{CL}$	X0A, X1A		—	32.768	—	kHz	Subclock
Clock cycle time	t$_{HCYL}$	X0, X1		125	—	1000	ns	Main clock
	t$_{LCYL}$	X0A, X1A		—	30.5	—	µs	Subclock
Input clock pulse width	P$_{WH}$ P$_{WL}$	X0		20	—	—	ns	External clock
	P$_{WLH}$ P$_{WLL}$	X0A		—	15.2	—	µs	External clock
Input clock rising/falling time	t$_{CR1}$ t$_{CF1}$	X0		—	—	24	ns	External clock
	t$_{CR2}$ t$_{CF2}$	X0A		—	—	200	ns	

MB89890 Series

• **X0 and X1 Timing and Conditions of Applied Voltage**

X0

t_{HCYL}

$0.8 V_{CC}$

$0.2 V_{CC}$

P_{WH} P_{WL}

t_{CF1} t_{CR1}

• **Main Clock Conditions**

When a crystal or ceramic resonator is used

X0 X1

F_{CH}

C0 C1

When an external clock is used

X0 X1

Open

F_{CH}

• **X0A and X1A Timing and Conditions of Applied Voltage**

X0A

t_{LCYL}

$0.8 V_{CC}$

$0.2 V_{CC}$

P_{WHL} P_{WLL}

t_{CF2} t_{CR2}

• **Subclock Conditions**

When a crystal or ceramic resonator is used

X0A X1A

Rd

F_{CL}

C0 C1

When an external clock is used

X0A X1A

Open

F_{CL}

MB89890 Series

(4) Instruction Cycle

Parameter	Symbol	Value	Unit	Remarks
Instruction cycle (minimum execution time)	t_{inst}	$4/F_{CH}$, $8/F_{CH}$, $16/F_{CH}$, $64/F_{CH}$	μs	$(4/F_{CH})$ t_{inst} = 0.5 μs when operating at F_{CH} = 8 MHz
		$2/F_{CL}$	μs	t_{inst} = 61.036 μs when operating at F_{CL} = 32.768 kHz

*1: When operating at the main clock, t_{inst} varies with the execution time (gear) setting, within the following range: Min. = $4/F_{CH}$, Max. = $64/F_{CH}$.

*2: When operating at the subclock, t_{inst} = $2/F_{CL}$.

(5) Recommended Resonator Manufacturers

• **Sample Application of Piezoelectric Resonator (FAR Series)**

X0   X1

FAR*1

C1*2   C2*2

*1: Fujitsu Acoustic Resonator

FAR part number (built-in capacitor type)	Frequency (MHz)	Initial deviation of FAR frequency (T_A = +25°C)	Temperature characteristics of FAR frequency (T_A = −20°C to +60°C)	Loading capacitors*2
FAR-C4☐A-03580-☐01	3.58	±0.5%	±0.5%	Built-in
FAR-C4☐G-10000-☐05	10.00	±0.5%	±0.5%	
Inquiry: FUJITSU LIMITED				

• **Sample Application of Ceramic Resonator**

• **Mask ROM products**

Resonator manufacturer	Resonator	Frequency (MHz)	C1 (pF)	C2 (pF)	R
Murata Mfg. Co., Ltd.	CSA8.00MTZ	8.00	30	30	Not required
	CST8.00MTW		Built-in	Built-in	Not required

Inquiry: Murata Mfg. Co., Ltd
  • Murata Electronics North America. Inc.: TEL 1-404-436-1300
  • Murata Europe Mnagement GmbH: TEL 49-911-66870
  • Murata Electronics Singapore (Pte.) Ltd.: TEL 65-758-4233

MB89890 Series

(6) Serial I/O Timing

$(V_{CC} = +5.0 \text{ V} \pm 10\%, AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -20°C \text{ to } +85°C)$

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Serial clock cycle time	t_{SCYC}	SCK	Internal shift clock mode	$2 \, t_{inst}$*	—	µs	
SCK ↓ → SO time	t_{SLOV}	SCK, SO		−200	200	ns	
Valid SI → SCK ↑	t_{IVSH}	SI, SCK		200	—	ns	
SCK ↑ → valid SI hold time	t_{SHIX}	SCK, SI		200	—	ns	
Serial clock "H" pulse width	t_{SHSL}	SCK	External shift clock mode	$1 \, t_{inst}$*	—	µs	
Serial clock "L" pulse width	t_{SLSH}			$1 \, t_{inst}$*	—	µs	
SCK ↓ → SO time	t_{SLOV}	SCK, SO		0	200	ns	
Valid SI → SCK ↑	t_{IVSH}	SI, SCK		200	—	ns	$2 \times t_{XCYL}$
SCK ↑ → valid SI hold time	t_{SHIX}	SCK, SI		200	—	ns	$2 \times t_{XCYL}$

* : For information on t_{inst}, see "(4) Instruction Cycle."

34

MB89890 Series

(7) Peripheral Input Timing

$(V_{CC} = +5.0\ V\pm10\%,\ AV_{SS} = V_{SS} = 0.0\ V,\ T_A = -20°C\ to\ +85°C)$

Parameter	Symbol	Pin	Value		Unit	Remarks
			Min.	Max.		
Peripheral input "H" level pulse width	t_{ILIH}	$\overline{INT20}$ to $\overline{INTA}$ INT0 to INT3	$2\ t_{inst}$*	—	μs	
Peripheral input "L" level pulse width	t_{IHIL}	$\overline{INT20}$ to $\overline{INTA}$ INT0 to INT3	$2\ t_{inst}$*	—	μs	

* : For information on $t_{inst,}$ see "(4) Instruction Cycle."

MB89890 Series

(8) Electrical Characteristics of DTMF Generator

$(AV_{SS} = V_{SS} = 0.0\ V, T_A = -20°C\ to\ +85°C)$

Parameter	Symbol	Condition	Value			Unit	Remarks
			Min.	Typ.	Max.		
Operating voltage range	—	—	2.5	5.0	6.0	V	
Output load requirements	R_O	V_{CC} = 2.5 V to 6.0 V	20	—	—	kΩ	Defined when the DTMF pin is connected to a pull-down resistor.
DTMF output offset voltage (at signal output)	V_{MOF}	V_{CC} = 5.0 V	—	0.4	—	V	When the DTMF pin is open. R_O = 200 kΩ
DTMF output amplitude (ROW single tone)	V_{MFOR}	V_{CC} = 5.0 V	−16.3	−14.0	−12.5	dBm	
Difference between COLUMN and ROW levels	R_{MF}	—	1.6	2.0	2.4	dB	
Distortion ratio	—	—	—	—	7	%	

- **Output Level Measurement Circuit**

36

5. A/D Converter Electrical Characteristics

$(AV_{CC} = V_{CC} = +5.0 \text{ V}\pm10\%, AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -20°C \text{ to } +85°C)$

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Resolution	—	—	AVR = AV$_{CC}$ = 5.0 V	—	—	8	bit	
Total error				—	—	±1.5	LSB	
Linearity error				—	—	±1.0	LSB	
Differential linearity error				—	—	±0.9	LSB	
Zero transition voltage	V$_{0T}$			AV$_{SS}$ – 1.5 LSB	AV$_{SS}$ + 0.5 LSB	AV$_{SS}$ + 1.5 LSB	mV	1 LSB = AVR/256
Full-scale transition voltage	V$_{FST}$			AVR – 1.5 LSB	AVR – 1.5 LSB	AVR + 1.5 LSB	mV	
Interchannel disparity				—	—	0.5	LSB	
A/D mode conversion time	—		—	—	44 t$_{inst}$*	—	μs	
Sense mode conversion time				—	12 t$_{inst}$*	—	μs	
Analog port input current	I$_{AIN}$	AN0 to AN7		—	—	10	μA	
Analog input voltage	—			0.0	—	AVR	V	
Reference voltage	—	AVR		0.0	—	AV$_{CC}$	V	
Reference voltage supply current	I$_R$		AVR = AV$_{CC}$ = 5.0 V	—	100	300	μA	When starting A/D conversion
	I$_{RH}$			—	—	1	μA	When starting A/D conversion

* : For information on t$_{inst}$, see "(4) Instruction Cycle" in "4. AC Characteristics."

6. A/D Converter Glossary

- Resolution
  Analog changes that are identifiable by the A/D converter
  When the number of bits is 8, analog voltage can be divided into $2^8 = 256$.
- Linearity error (unit: LSB)
  The deviation of the straight line connecting the zero transition point ("0000 0000" ↔ "0000 0001") with the full-scale transition point ("1111 1111" ↔ "1111 1110") from actual conversion characteristics
- Differential linearity error (unit: LSB)
  The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit: LSB)
  The difference between theoretical and actual conversion values

MB89890 Series

Digital output

Theoretical conversion value

Actual conversion value

$(1 \text{ LSB} \times N + V_{OT})$

Linearity error

$$1 \text{ LSB} = \frac{AVR}{256}$$

$$\text{Linearity error} = \frac{V_{NT} - (1 \text{ LSB} \times N + V_{OT})}{1 \text{ LSB}}$$

$$\text{Differential linearity error} = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1$$

$$\text{Total error} = \frac{V_{NT} - (1 \text{ LSB} \times N + 1 \text{ LSB})}{1 \text{ LSB}}$$

V_{OT} V_{NT} $V_{(N+1)T}$ V_{FST} Analog input

7. Notes on Using A/D Converter

- **Input impedance of the analog input pins**

  The A/D converter used for the MB89890 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after starting A/D conversion.

  For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 kΩ).

  Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of approx. 0.1 μF for the analog input pin.

Analog Input Equivalent Circuit

Sample hold circuit
C $\fallingdotseq$ 33 pF

Analog input pin

If the analog input impedance is higher than 10 kΩ, it is recommended to connect an external capacitor of approx. 0.1 μF.

Comparator

R $\fallingdotseq$ 6 kΩ

Close for 8 instruction cycles after starting A/D conversion.

Analog channel selector

- **Error**

  The smaller the | AVR – AV$_{SS}$ |, the greater the error would become relatively.

- **Order of turning on A/D converter and analog input**

  Make sure to turn on the digital power supply (V$_{CC}$) before or at the same time with turning on the A/D converter power supply (AV$_{CC}$, AV$_{SS}$) and application of AN00 to AN07.

  To turn off the power, turn off the A/D converter power supply (AV$_{CC}$, AV$_{SS}$) and stop the analog input (AN00 to AN07) before or at the same time with turning off the digital power supply (V$_{CC}$).

MB89890 Series

■ ELECTRICAL CHARACTERISTICS

### (1) "L" Level Output Voltage

(2) "H" Level Output Voltage

### (3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)

### (4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)

V_{IHS} : "H" level input voltage threshold as hysteresis input
V_{ILS} : "L" level input voltage threshold as hysteresis input

39

MB89890 Series

(5) Power Supply Current (External Clock)

Characteristics of Current Consumption
in the Main Clock Operation

I_{CC} (mA) I_{CC} vs. V_{CC}

$T_A = +25°C$
$F_{CH} = 8$ MHz

Dividing-by-4
Dividing-by-8
Dividing-by-16
Dividing-by-64

V_{CC} (V)

Characteristics of Current Consumption
in the DTMF and Main Clock Operation

I_{CCD} (mA) I_{CCD} vs. V_{CC}

$T_A = +25°C$
$F_{CH} = 8$ MHz

Dividing-by-4
Dividing-by-8
Dividing-by-16
Dividing-by-64

V_{CC} (V)

Characteristics of Current Consumption
in the Main Sleep Mode

I_{CCS} (mA) I_{CCS} vs. V_{CC}

$T_A = +25°C$
$F_{CH} = 8$ MHz

Dividing-by-4

V_{CC} (V)

Characteristics of Current Consumption
in the Subclock Operation

I_{CCSB} (μA) I_{CCSB} vs. V_{CC}

$T_A = +25°C$
$F_{CL} = 32.768$ KHz

V_{CC} (V)

Characteristics of Current Consumption
in the Subclock Stop

I_{CCH} (A) I_{CCH} vs. V_{CC}

$T_A = +25°C$
$F_{CL} = 32.768$ KHz

V_{CC} (V)

Characteristics of Current Consumption
in the Watch Mode

I_{CCT} (μA) I_{CCT} vs. V_{CC}

$T_A = +25°C$
$F_{CL} = 32.768$ KHz

V_{CC} (V)

40

(6) Pull-up Resistance

R PULL vs. VCC

MB89890 Series

■ INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Table 1   Instruction Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
T	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
$\times$	Indicates that the very $\times$ is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
$(\times)$	Indicates that the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
$((\times))$	The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

42

MB89890 Series

Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~:   The number of instructions

#:   The number of bytes

Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:

• "–" indicates no change.
• dH is the 8 upper bits of operation description data.
• AL and AH must become the contents of AL and AH prior to the instruction executed.
• 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:

Example: 48 to 4F ← This indicates 48, 49, ... 4F.

43

MB89890 Series

Table 2   Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
MOV dir,A	3	2	(dir) ← (A)	–	–	–	– – – –	45
MOV @IX +off,A	4	2	((IX) +off) ← (A)	–	–	–	– – – –	46
MOV ext,A	4	3	(ext) ← (A)	–	–	–	– – – –	61
MOV @EP,A	3	1	((EP)) ← (A)	–	–	–	– – – –	47
MOV Ri,A	3	1	(Ri) ← (A)	–	–	–	– – – –	48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	–	–	+ + – –	04
MOV A,dir	3	2	(A) ← (dir)	AL	–	–	+ + – –	05
MOV A,@IX +off	4	2	(A) ← ((IX) +off)	AL	–	–	+ + – –	06
MOV A,ext	4	3	(A) ← (ext)	AL	–	–	+ + – –	60
MOV A,@A	3	1	(A) ← ((A))	AL	–	–	+ + – –	92
MOV A,@EP	3	1	(A) ← ((EP))	AL	–	–	+ + – –	07
MOV A,Ri	3	1	(A) ← (Ri)	AL	–	–	+ + – –	08 to 0F
MOV dir,#d8	4	3	(dir) ← d8	–	–	–	– – – –	85
MOV @IX +off,#d8	5	3	((IX) +off) ← d8	–	–	–	– – – –	86
MOV @EP,#d8	4	2	((EP)) ← d8	–	–	–	– – – –	87
MOV Ri,#d8	4	2	(Ri) ← d8	–	–	–	– – – –	88 to 8F
MOVW dir,A	4	2	(dir) ← (AH),(dir + 1) ← (AL)	–	–	–	– – – –	D5
MOVW @IX +off,A	5	2	((IX) +off) ← (AH), ((IX) +off + 1) ← (AL)	–	–	–	– – – –	D6
MOVW ext,A	5	3	(ext) ← (AH), (ext + 1) ← (AL)	–	–	–	– – – –	D4
MOVW @EP,A	4	1	((EP)) ← (AH),((EP) + 1) ← (AL)	–	–	–	– – – –	D7
MOVW EP,A	2	1	(EP) ← (A)	–	–	–	– – – –	E3
MOVW A,#d16	3	3	(A) ← d16	AL	AH	dH	+ + – –	E4
MOVW A,dir	4	2	(AH) ← (dir), (AL) ← (dir + 1)	AL	AH	dH	+ + – –	C5
MOVW A,@IX +off	5	2	(AH) ← ((IX) +off), (AL) ← ((IX) +off + 1)	AL	AH	dH	+ + – –	C6
MOVW A,ext	5	3	(AH) ← (ext), (AL) ← (ext + 1)	AL	AH	dH	+ + – –	C4
MOVW A,@A	4	1	(AH) ← ((A)), (AL) ← ((A)) + 1)	AL	AH	dH	+ + – –	93
MOVW A,@EP	4	1	(AH) ← ((EP)), (AL) ← ((EP) + 1)	AL	AH	dH	+ + – –	C7
MOVW A,EP	2	1	(A) ← (EP)	–	–	dH	– – – –	F3
MOVW EP,#d16	3	3	(EP) ← d16	–	–	–	– – – –	E7
MOVW IX,A	2	1	(IX) ← (A)	–	–	–	– – – –	E2
MOVW A,IX	2	1	(A) ← (IX)	–	–	dH	– – – –	F2
MOVW SP,A	2	1	(SP) ← (A)	–	–	–	– – – –	E1
MOVW A,SP	2	1	(A) ← (SP)	–	–	dH	– – – –	F1
MOV @A,T	3	1	((A)) ← (T)	–	–	–	– – – –	82
MOVW @A,T	4	1	((A)) ← (TH),((A) + 1) ← (TL)	–	–	–	– – – –	83
MOVW IX,#d16	3	3	(IX) ← d16	–	–	–	– – – –	E6
MOVW A,PS	2	1	(A) ← (PS)	–	–	dH	– – – –	70
MOVW PS,A	2	1	(PS) ← (A)	–	–	–	+ + + +	71
MOVW SP,#d16	3	3	(SP) ← d16	–	–	–	– – – –	E5
SWAP	2	1	(AH) ↔ (AL)	–	–	AL	– – – –	10
SETB dir: b	4	2	(dir): b ← 1	–	–	–	– – – –	A8 to AF
CLRB dir: b	4	2	(dir): b ← 0	–	–	–	– – – –	A0 to A7
XCH A,T	2	1	(AL) ↔ (TL)	AL	–	–	– – – –	42
XCHW A,T	3	1	(A) ↔ (T)	AL	AH	dH	– – – –	43
XCHW A,EP	3	1	(A) ↔ (EP)	–	–	dH	– – – –	F7
XCHW A,IX	3	1	(A) ↔ (IX)	–	–	dH	– – – –	F6
XCHW A,SP	3	1	(A) ↔ (SP)	–	–	dH	– – – –	F5
MOVW A,PC	2	1	(A) ← (PC)	–	–	dH	– – – –	F0

Notes: • During byte transfer to A, T ← A is restricted to low bytes.
  • Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F^{2}MC-8 family)

44

MB89890 Series

Table 3　Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
ADDC A,Ri	3	1	(A) ← (A) + (Ri) + C	–	–	–	+ + + +	28 to 2F
ADDC A,#d8	2	2	(A) ← (A) + d8 + C	–	–	–	+ + + +	24
ADDC A,dir	3	2	(A) ← (A) + (dir) + C	–	–	–	+ + + +	25
ADDC A,@IX +off	4	2	(A) ← (A) + ((IX) +off) + C	–	–	–	+ + + +	26
ADDC A,@EP	3	1	(A) ← (A) + ((EP)) + C	–	–	–	+ + + +	27
ADDCW A	3	1	(A) ← (A) + (T) + C	–	–	dH	+ + + +	23
ADDC A	2	1	(AL) ← (AL) + (TL) + C	–	–	–	+ + + +	22
SUBC A,Ri	3	1	(A) ← (A) − (Ri) − C	–	–	–	+ + + +	38 to 3F
SUBC A,#d8	2	2	(A) ← (A) − d8 − C	–	–	–	+ + + +	34
SUBC A,dir	3	2	(A) ← (A) − (dir) − C	–	–	–	+ + + +	35
SUBC A,@IX +off	4	2	(A) ← (A) − ((IX) +off) − C	–	–	–	+ + + +	36
SUBC A,@EP	3	1	(A) ← (A) − ((EP)) − C	–	–	–	+ + + +	37
SUBCW A	3	1	(A) ← (T) − (A) − C	–	–	dH	+ + + +	33
SUBC A	2	1	(AL) ← (TL) − (AL) − C	–	–	–	+ + + +	32
INC Ri	4	1	(Ri) ← (Ri) + 1	–	–	–	+ + + −	C8 to CF
INCW EP	3	1	(EP) ← (EP) + 1	–	–	–	− − − −	C3
INCW IX	3	1	(IX) ← (IX) + 1	–	–	–	− − − −	C2
INCW A	3	1	(A) ← (A) + 1	–	–	dH	+ + − −	C0
DEC Ri	4	1	(Ri) ← (Ri) − 1	–	–	–	+ + + −	D8 to DF
DECW EP	3	1	(EP) ← (EP) − 1	–	–	–	− − − −	D3
DECW IX	3	1	(IX) ← (IX) − 1	–	–	–	− − − −	D2
DECW A	3	1	(A) ← (A) − 1	–	–	dH	+ + − −	D0
MULU A	19	1	(A) ← (AL) × (TL)	–	–	dH	− − − −	01
DIVU A	21	1	(A) ← (T) / (AL),MOD → (T)	dL	00	00	− − − −	11
ANDW A	3	1	(A) ← (A) ∧ (T)	–	–	dH	+ + R −	63
ORW A	3	1	(A) ← (A) ∨ (T)	–	–	dH	+ + R −	73
XORW A	3	1	(A) ← (A) ∀ (T)	–	–	dH	+ + R −	53
CMP A	2	1	(TL) − (AL)	–	–	–	+ + + +	12
CMPW A	3	1	(T) − (A)	–	–	–	+ + + +	13
RORC A	2	1	→ C → A	–	–	–	+ + − +	03
ROLC A	2	1	C ← A ←	–	–	–	+ + − +	02
CMP A,#d8	2	2	(A) − d8	–	–	–	+ + + +	14
CMP A,dir	3	2	(A) − (dir)	–	–	–	+ + + +	15
CMP A,@EP	3	1	(A) − ((EP))	–	–	–	+ + + +	17
CMP A,@IX +off	4	2	(A) − ((IX) +off)	–	–	–	+ + + +	16
CMP A,Ri	3	1	(A) − (Ri)	–	–	–	+ + + +	18 to 1F
DAA	2	1	Decimal adjust for addition	–	–	–	+ + + +	84
DAS	2	1	Decimal adjust for subtraction	–	–	–	+ + + +	94
XOR A	2	1	(A) ← (AL) ∀ (TL)	–	–	–	+ + R −	52
XOR A,#d8	2	2	(A) ← (AL) ∀ d8	–	–	–	+ + R −	54
XOR A,dir	3	2	(A) ← (AL) ∀ (dir)	–	–	–	+ + R −	55
XOR A,@EP	3	1	(A) ← (AL) ∀ ((EP))	–	–	–	+ + R −	57
XOR A,@IX +off	4	2	(A) ← (AL) ∀ ((IX) +off)	–	–	–	+ + R −	56
XOR A,Ri	3	1	(A) ← (AL) ∀ (Ri)	–	–	–	+ + R −	58 to 5F
AND A	2	1	(A) ← (AL) ∧ (TL)	–	–	–	+ + R −	62
AND A,#d8	2	2	(A) ← (AL) ∧ d8	–	–	–	+ + R −	64
AND A,dir	3	2	(A) ← (AL) ∧ (dir)	–	–	–	+ + R −	65

(Continued)

45

(Continued)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
AND A,@EP	3	1	(A) ← (AL) ∧ ((EP))	–	–	–	+ + R –	67
AND A,@IX +off	4	2	(A) ← (AL) ∧ ((IX) +off)	–	–	–	+ + R –	66
AND A,Ri	3	1	(A) ← (AL) ∧ (Ri)	–	–	–	+ + R –	68 to 6F
OR A	2	1	(A) ← (AL) ∨ (TL)	–	–	–	+ + R –	72
OR A,#d8	2	2	(A) ← (AL) ∨ d8	–	–	–	+ + R –	74
OR A,dir	3	2	(A) ← (AL) ∨ (dir)	–	–	–	+ + R –	75
OR A,@EP	3	1	(A) ← (AL) ∨ ((EP))	–	–	–	+ + R –	77
OR A,@IX +off	4	2	(A) ← (AL) ∨ ((IX) +off)	–	–	–	+ + R –	76
OR A,Ri	3	1	(A) ← (AL) ∨ (Ri)	–	–	–	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	–	–	–	+ + + +	95
CMP @EP,#d8	4	2	((EP)) – d8	–	–	–	+ + + +	97
CMP @IX +off,#d8	5	3	((IX) + off) – d8	–	–	–	+ + + +	96
CMP Ri,#d8	4	2	(Ri) – d8	–	–	–	+ + + +	98 to 9F
INCW SP	3	1	(SP) ← (SP) + 1	–	–	–	– – – –	C1
DECW SP	3	1	(SP) ← (SP) – 1	–	–	–	– – – –	D1

Table 4　Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC ← PC + rel	–	–	–	– – – –	FD
BNZ/BNE rel	3	2	If Z = 0 then PC ← PC + rel	–	–	–	– – – –	FC
BC/BLO rel	3	2	If C = 1 then PC ← PC + rel	–	–	–	– – – –	F9
BNC/BHS rel	3	2	If C = 0 then PC ← PC + rel	–	–	–	– – – –	F8
BN rel	3	2	If N = 1 then PC ← PC + rel	–	–	–	– – – –	FB
BP rel	3	2	If N = 0 then PC ← PC + rel	–	–	–	– – – –	FA
BLT rel	3	2	If V ∀ N = 1 then PC ← PC + rel	–	–	–	– – – –	FF
BGE rel	3	2	If V ∀ N = 0 then PC ← PC + rel	–	–	–	– – – –	FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then PC ← PC + rel	–	–	–	– + – –	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC ← PC + rel	–	–	–	– + – –	B8 to BF
JMP @A	2	1	(PC) ← (A)	–	–	–	– – – –	E0
JMP ext	3	3	(PC) ← ext	–	–	–	– – – –	21
CALLV #vct	6	1	Vector call	–	–	–	– – – –	E8 to EF
CALL ext	6	3	Subroutine call	–	–	–	– – – –	31
XCHW A,PC	3	1	(PC) ← (A),(A) ← (PC) + 1	–	–	dH	– – – –	F4
RET	4	1	Return from subrountine	–	–	–	– – – –	20
RETI	6	1	Return form interrupt	–	–	–	Restore	30

Table 5　Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
PUSHW A	4	1		–	–	–	– – – –	40
POPW A	4	1		–	–	dH	– – – –	50
PUSHW IX	4	1		–	–	–	– – – –	41
POPW IX	4	1		–	–	–	– – – –	51
NOP	1	1		–	–	–	– – – –	00
CLRC	1	1		–	–	–	– – – R	81
SETC	1	1		–	–	–	– – – S	91
CLRI	1	1		–	–	–	– – – –	80
SETI	1	1		–	–	–	– – – –	90

MB89890 Series

MB89890 Series

■ INSTRUCTION MAP

H\L	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NOP	SWAP	RET	RETI	PUSHW A	POPW A	MOV A,ext	MOVW A,PS	CLRI	SETI	CLRB dir: 0	BBC dir: 0,rel	INCW A	DECW A	JMP @A	MOVW A,PC
1	MULU A	DIVU A	JMP addr16	CALL addr16	PUSHW IX	POPW IX	MOV ext,A	MOVW PS,A	CLRC	SETC	CLRB dir: 1	BBC dir: 1,rel	INCW SP	DECW SP	MOVW SP,A	MOVW A,SP
2	ROLC A	CMP A,#d8	ADDC A	SUBC A	XCH A,T	XOR A	AND A	OR A	MOV @A,T	MOV A,@A	CLRB dir: 2	BBC dir: 2,rel	INCW IX	DECW IX	MOVW IX,A	MOVW A,IX
3	RORC A	CMPW A	ADDCW A	SUBCW A	XCHW A,T	XORW A	ANDW A	ORW A	MOVW @A,T	MOVW A,@A	CLRB dir: 3	BBC dir: 3,rel	INCW EP	DECW EP	MOVW EP,A	MOVW A,EP
4	MOV A,#d8	CMP A,#d8	ADDC A,#d8	SUBC A,#d8		XOR A,#d8	AND A,#d8	OR A,#d8	DAA	DAS	CLRB dir: 4	BBC dir: 4,rel	MOVW A,ext	MOVW ext,A	MOVW A,#d16	XCHW A,PC
5	MOV A,dir	CMP A,dir	ADDC A,dir	SUBC A,dir	MOV dir,A	XOR A,dir	AND A,dir	OR A,dir	MOV dir,#d8	CMP dir,#d8	CLRB dir: 5	BBC dir: 5,rel	MOVW A,dir	MOVW dir,A	MOVW SP,#d16	XCHW A,SP
6	MOV A,@IX+d	CMP A,@IX+d	ADDC A,@IX+d	SUBC A,@IX+d	MOV @IX+d,A	XOR A,@IX+d	AND A,@IX+d	OR A,@IX+d	MOV @IX+d,#d8	CMP @IX+d,#d8	CLRB dir: 6	BBC dir: 6,rel	MOVW A,@IX+d	MOVW @IX+d,A	MOVW IX,#d16	XCHW A,IX
7	MOV A,@EP	CMP A,@EP	ADDC A,@EP	SUBC A,@EP	MOV @EP,A	XOR A,@EP	AND A,@EP	OR A,@EP	MOV @EP,#d8	CMP @EP,#d8	CLRB dir: 7	BBC dir: 7,rel	MOVW A,@EP	MOVW @EP,A	MOVW EP,#d16	XCHW A,EP
8	MOV A,R0	CMP A,R0	ADDC A,R0	SUBC A,R0	MOV R0,A	XOR A,R0	AND A,R0	OR A,R0	MOV R0,#d8	CMP R0,#d8	SETB dir: 0	BBS dir: 0,rel	INC R0	DEC R0	CALLV #0	BNC rel
9	MOV A,R1	CMP A,R1	ADDC A,R1	SUBC A,R1	MOV R1,A	XOR A,R1	AND A,R1	OR A,R1	MOV R1,#d8	CMP R1,#d8	SETB dir: 1	BBS dir: 1,rel	INC R1	DEC R1	CALLV #1	BC rel
A	MOV A,R2	CMP A,R2	ADDC A,R2	SUBC A,R2	MOV R2,A	XOR A,R2	AND A,R2	OR A,R2	MOV R2,#d8	CMP R2,#d8	SETB dir: 2	BBS dir: 2,rel	INC R2	DEC R2	CALLV #2	BP rel
B	MOV A,R3	CMP A,R3	ADDC A,R3	SUBC A,R3	MOV R3,A	XOR A,R3	AND A,R3	OR A,R3	MOV R3,#d8	CMP R3,#d8	SETB dir: 3	BBS dir: 3,rel	INC R3	DEC R3	CALLV #3	BN rel
C	MOV A,R4	CMP A,R4	ADDC A,R4	SUBC A,R4	MOV R4,A	XOR A,R4	AND A,R4	OR A,R4	MOV R4,#d8	CMP R4,#d8	SETB dir: 4	BBS dir: 4,rel	INC R4	DEC R4	CALLV #4	BNZ rel
D	MOV A,R5	CMP A,R5	ADDC A,R5	SUBC A,R5	MOV R5,A	XOR A,R5	AND A,R5	OR A,R5	MOV R5,#d8	CMP R5,#d8	SETB dir: 5	BBS dir: 5,rel	INC R5	DEC R5	CALLV #5	BZ rel
E	MOV A,R6	CMP A,R6	ADDC A,R6	SUBC A,R6	MOV R6,A	XOR A,R6	AND A,R6	OR A,R6	MOV R6,#d8	CMP R6,#d8	SETB dir: 6	BBS dir: 6,rel	INC R6	DEC R6	CALLV #6	BGE rel
F	MOV A,R7	CMP A,R7	ADDC A,R7	SUBC A,R7	MOV R7,A	XOR A,R7	AND A,R7	OR A,R7	MOV R7,#d8	CMP R7,#d8	SETB dir: 7	BBS dir: 7,rel	INC R7	DEC R7	CALLV #7	BLT rel

MB89890 Series

■ MASK OPTIONS

| No.	Part number	MB89898/9	MB89P899	MB89PV890
	Specifying procedure	Specify when ordering masking	Specify with EPROM programmer	Specifying not possible
1	Pull-up resistors • P00 to P07 • P10 to P17 • P30 to P37 • P40 to P44 • P60 to P67 • P70 to P77 • P80 to P87 • P90 to P97 • PA0 to PA7	Select by single pin • P00 to P07 • P10 to P17 • P30 to P37 • P40 to P44 • P60 to P67 • P70 to P77 • P80 to P87 • P90 to P97 • PA0 to PA7 Set in the above combinations	Select by 2-pin pair • P00 to P07 • P10 to P17 • P30 to P37 • P60 to P67 • P90 to P97 • PA0 to PA7 Select by single pin • P40 to P44 • P70 to P77 • P80 to P87 Set in the above combinations	Fixed to no pull-up resistor
2	Power-on reset (POR) • Power-on reset provided • No power-on reset	Selectable	Selectable	Fixed to power-on reset optional
3	Selection of the oscillation stabilization time (OSC) The oscillation stabilization time initial value can be set with WTM1 bit and WTM0 bit.	Selectable WTM1 WTM0 0　0:　$2^3/F_{CH}$ 0　1:　$2^{12}/F_{CH}$ 1　0:　$2^{16}/F_{CH}$ 1　1:　$2^{18}/F_{CH}$	Selectable WTM1 WTM0 0　0:　$2^3/F_{CH}$ 0　1:　$2^{12}/F_{CH}$ 1　0:　$2^{16}/F_{CH}$ 1　1:　$2^{18}/F_{CH}$	Fixed to oscillator stabilization $2^{18}/F_{CH}$
4	Reset pin output (RST) • Reset output provided • No reset output	Selectable	Selectable	Fixed to reset output optional
5	Selection of clock mode (CLK) • Double clock mode • Single clock mode	Selectable	Selectable	Fixed to double clock mode

■ ORDERING INFORMATION

Part number	Package	Remarks
MB89898PF MB89899PF MB89P899PF	100-pin Plastic QFP (FPT-100P-M06)	
MB89PV890CF	100-pin Ceramic MQFP (MQP-100C-P01)	

48

MB89890 Series

## ■ PACKAGE DIMENSION

100-pin Plastic QFP
(FPT-100P-M06)

23.90±0.40(.941±.016)

20.00±0.20(.787±.008)

80

81

50

51

100

31

INDEX

LEAD No. 1

30

"A"

14.00±0.20
(.551±.008)

17.90±0.40
(.705±.016)

0.65(.0256)TYP

0.30±0.10
(.012±.004)

⊕ 0.13(.005) Ⓜ

3.35(.132)MAX
(Mounting height)

0.05(.002)MIN
(STAND OFF)

12.35(.486)
REF

16.30±0.40
(.642±.016)

0.15±0.05(.006±.002)

"B"

0.10(.004)

18.85(.742)REF

22.30±0.40(.878±.016)

Details of "A" part

0.25(.010)

0.30(.012)

0.18(.007)MAX

0.53(.021)MAX

Details of "B" part

0 ~ 10°

0.80±0.20
(.031±.008)

© 1994 FUJITSU LIMITED F100008-3C-2

Dimensions in mm (inches)

MB89890 Series

100-pin Ceramic MQFP
(MQP-100C-P01)

17.20±0.40 SQ
(.677±.016)

12.00 $^{+0.30}_{-0.10}$ SQ
($.472^{+.012}_{-.004}$)

36   25

37   24

INDEX

"A"

48   13

LEAD No. 1   12

0.80(.0315)TYP

0.30±0.06
(.012±.002)   ⊕ | 0.16(.006) Ⓜ

"B"

▱ | 0.15(.006)

2.70(.106)MAX
(Mounting height)
0.05(.002)MIN
(STAND OFF)

8.80
(.346)
REF

13.60±0.40
(.535±.016)

0.15 $^{+0.05}_{-0.01}$
($.006^{+.002}_{-.0004}$)

Details of "A" part

0.15(.006)

0.20(.008)

0.15(.006)MAX
0.50(.020)MAX

Details of "B" part

0~10°

1.80±0.30
(.071±.012)

ⓒ 1994 FUJITSU LIMITED F48026S-1C-1

Dimensions in mm (inches)

FUJITSU LIMITED

For further information please contact:

Japan
FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe
FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

http://www.fmap.com.sg/

F9711
 FUJITSU LIMITED Printed in Japan