DS07-12507-2E

8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89810A Series

MB89816A/P817A

■ DESCRIPTION

The MB89810A series is a line of single-chip microcontrollers based on the F²MC*-8L CPU core which can operate at low voltage but at high speed. The microcontrollers contain peripheral function such as timer, serial interface, a UART, and an external interrupt. The MB89810A series is applicable to a wide range of applications from welfare products to industrial equipment, including portable devices.

*: F²MC stands for FUJITSU Flexible Microcontroller.

FEATURES

PACKAGE


High speed processing at low voltage Minimum execution time: 0.8 μ s/3.0 V, 1.33 μ s/2.2 V

• F²MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

- Four types of timers
 8-bit PWM timer: 2 channels (also serve as reload timers)
 16-bit timer/counter
 21-bit time-base timer
- Two serial interface
 8-bit synchronous serial (Switchable transfer direction allows communication with various equipment.)
 UART (5-, 7-, or 8-bit transfer capable)



(Continued)

- External interrupt: 8 channels Eight channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).
- Low-power consumption modes
 Stop mode (Oscillation stops to minimize the current consumption)
 Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal)

■ PRODUCT LINEUP


Part number Parameter	MB89816A	MB89P817A		
Classification	Mass-production product (mask ROM products)	One-time PROM product (for evaluation and development)		
ROM size	24 K \times 8 bits (internal mask ROM)	32 K × 8 bits (internal PROM, programming with gen- eral-purpose EPROM programmer)		
RAM size	2048 >	< 8 bits		
CPU functions	Number of instructions:136Instruction bit length:8 bitsInstruction length:1 to 3 byData bit length:1, 8, 16Minimum execution time:0.8 μs/5Interrupt processing time:7.2 μs/5	bits MHz		
Ports	Input ports:8 (All also serve as peripherals.)Output ports:8I/O ports (N-ch open-drain):5 (for LED driving)I/O ports (CMOS):32 (14 ports also serve as peripherals.)Total:53			
8-bit PWM timer	Two internal channels 8-bit reload timer operation (toggled output capable, operating clock cycle: 3 different cycles) 8-bit resolution PWM operation (conversion cycle: 3 different cycles)			
8-bit timer/counter	16-bit timer operation 16-bit event counter operation			
UART	5-, 7-, or 8-bit transfer capable Built-in baud rate generator Clock synchronous/asynchronous data transfer capable			
8-bit Serial I/O	8-bits LSB-first/MSB first selectability One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks)			
External interrupt	8 independent channels (edge selection, interrupt vector, source flag) 4 channels: Level detection (level selectable) 4 channels: Edge detection (edge selectable) Used also for wake-up from the stop/sleep mode. (Edge detection is also permitted in stop mode.			

(Continued)

Part number Parameter	MB89816A	MB89P817A	
Watch interrupt	Interrupt cycles: 4 diffe	erent cycles (subclock)	
Watchdog timer reset	Reset occurrence cycle: 839 ms/5 MHz		
Standby mode	Sleep mode, stop mode		
Process	CMOS		
Package	FPT-64P-M06		
Operating voltage	2.2 V to 6.0 V*	2.7 V to 6.0 V*	

*: Varies with conditions such as the operating frequency. (See section "
Electrical Characteristics.")

PIN ASSIGNMENT




■ PIN DESCRIPTION

Pin no.	Pin name	Circuit type	Function	
23	X0	A	Main clock oscillator pins	
24	X1			
18	X0A	I	Subclock crystal oscillator pins	
19	X1A			
21	MOD0	В	Operating mode selection pins	
22	MOD1		Connect directly these pins directly to Vss.	
20	RST	С	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".	
49 to 42	P00 to P07	D	General-purpose I/O ports A pull-up resistor option is provided. These ports have the port output inverting function.	
41 to 34	P10 to P17	D	General-purpose I/O ports A pull-up resistor option is provided. These ports have the port output inverting function.	
33 to 30	P20 to P23	F	General-purpose output ports These ports have the port output inverting function.	
29 to 26	P24 to P27	F	General-purpose output ports	
1	P30 /PWE	E	General-purpose I/O port A pull-up resistor option is provided. Also serves as a pulse width detection enable input (PWE). PWE input is hysteresis input.	
2	P31/SCK	E	General-purpose I/O port A pull-up resistor option is provided. Also serves as the clock I/O for the 8-bit serial I/O (SCK). SCK input is hysteresis input.	
3	P32/SO	D	General-purpose I/O port A pull-up resistor option is provided. Also serves as the data output for the 8-bit serial I/O (SO).	
4	P33/SI	E	General-purpose I/O port A pull-up resistor option is provided. Also serves as the data input for the 8-bit serial I/O (SI). SI input is hysteresis input.	
5	P34/PWO	D	General-purpose I/O port A pull-up resistor option is provided. Also serves as a pulse width detection output (PWO).	
6	P35/PWI	E	General-purpose I/O port A pull-up resistor option is provided. Also serves as a pulse width detection input (PWI). PWI input is hysteresis input.	
7	P36/PTO1	D	General-purpose I/O port A pull-up resistor option is provided. Also serves as the toggle output for the 8-bit PWM timer 1 (PTO1).	

Pin no.	Pin name	Circuit type	Function		
8	P37/PTO2	D	General-purpose I/O port A pull-up resistor option is provided. Also serves as the toggle output for the 8-bit PWM timer 2 (PTO2).		
56	P40	D	General-purpose I/O port A pull-up resistor option is provided.		
58	P41/EC	E	General-purpose I/O port A pull-up resistor option is provided. Also serves as a 16-bit timer/counter input (EC). EC input is hysteresis input.		
59	P42/TXD1	D	General-purpose I/O port A pull-up resistor option is provided. Also serves as the data output 1 for the UART (TXD1).		
60	P43/RXD1	E	General-purpose I/O port A pull-up resistor option is provided. Also serves as the data input 1 for the UART (RXD1). RXD1 input is hysteresis input.		
61	P44/SCL1	E	General-purpose I/O port A pull-up resistor option is provided. Also serves as the clock I/O 1 for the UART (SCL1). SCL1 input is hysteresis input.		
62	P45/TXD2	D	General-purpose I/O port A pull-up resistor option is provided. Also serves as the data output 2 for the UART (TXD2).		
63	P46/RXD2	E	General-purpose I/O port A pull-up resistor option is provided. Also serves as the data input 2 for the UART (RXD2). RXD2 input is hysteresis input.		
64	P47/SCL2	E	General-purpose I/O port A pull-up resistor option is provided. Also serves as the clock I/O 2 for the UART (SCL2). SCL2 input is hysteresis input.		
51 to 55	P50 to P54	G	N-channel open-drain I/O ports A pull-up resistor option is provided only for the MB89816A.		
9 to 11	P60/INT0 to P62/INT2	Н	General-purpose I/O ports A pull-up resistor option is provided. Also serve as an external interrupt input (INT0 to INT2). These ports are a hysteresis input type.		
13 to 17	P63/INT3 to P67/INT7	H	General-purpose I/O ports A pull-up resistor option is provided. Also serve as an external interrupt input (INT3 to INT7). These ports are a hysteresis input type.		
12, 57	Vcc	-	Power supply pin		
25, 50	Vss	_	Power supply (GND) pin		

■ I/O CIRCUIT TYPE



To Top / Lineup / Index

MB89810A Series

(Continue		
Туре	Circuit	Remarks
F	HP-ch HN-ch	CMOS output
G	R P-ch N-ch	 N-ch open-drain output CMOS input
		 Pull-up resistor optional (only for the MB89816A)
Н		 Hysteresis input Pull-up resistor optional
I		 Subclock (30 to 40 kHz) At an oscillation feedback resistor of approximately 4.5 MΩ

■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Power Supply Voltage Fluctuations

Although V_{CC} power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

4. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.


■ PROGRAMMING TO THE EPROM ON THE MB89P817A

In EPROM mode, the MB89P817A functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

• Writing Procedure


- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007_H to 7FFF_H (note that addresses 8007_H to FFFF_H while operating as operating mode assign to 0007_H to 7FFF_H in EPROM mode). Load option data into addresses 0000_H to 0006_H of the EPROM programmer. (For information about each corresponding option, see "• Setting OTPROM Option Bit Map.")
- (3) Program with the EPROM programmer.
- Memory Space

Memory space is diagrammed below.



• Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM (one-time PROM) microcomputer program.



• Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

• EPROM Programmer Socket Adapter

Package	Compatible socket adapter	
FPT-64P-M06	ROM-64QF-28DP-8L	

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

Note: Connect the jumper pin to Vss when using.


Depending on the EPROM programmer, inserting a capacitor of approx. 0.1 µF between VPP and Vss or Vcc and Vss can stabilize programming operations.

• OTPROM Option Bit Map

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0000н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Single-clock setting 1: Dual-clock 0: Single-clock	Reset pin output 1: Enabled 0: Disabled	Power-on reset 1: Enabled 0: Disabled	Oscillation sta 00 2 ⁴ /Fсн 10 2 ¹⁷ /Fсн	abilization time 01 2 ¹⁴ /Fсн 11 2 ¹⁸ /Fсн
0001н	P07	P06	P05	P04	P03	P02	P01	P00
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
0002н	P17	P16	P15	P14	P13	P12	P11	P10
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
0003н	P37	P36	P35	P34	P33	P32	P31	P30
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
0004н	P47	P46	P45	P44	P43	P42	P41	P40
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
0005н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	P64 Pull-up 1: No 0: Yes	P63 Pull-up 1: No 0: Yes	P62 Pull-up 1: No 0: Yes	P61 Pull-up 1: No 0: Yes	P60 Pull-up 1: No 0: Yes
0006н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writables	Oscillator type 1: Crystal 0: CR	P67 Pull-up 1: No 0: Yes	P66 Pull-up 1: No 0: Yes	P65 Pull-up 1: No 0: Yes

Note: Each bit defaults to 1.


BLOCK DIAGRAM



CPU CORE

1. Memory Space

The microcontrollers of the MB89810A series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89810A series is structured as illustrated below.




2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:


Program counter (PC):	A 16-bit register for indicating instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A 16-bit register for index modification
Extra pointer (EP):	A 16-bit pointer for indicating a memory address
Stack pointer (SP):	A 16-bit register for indicating a stack area
Program status (PS):	A 16-bit register for storing a register pointer, a condition code

← 16 bits —	Initial value
PC	: Program counter FFFDH
A	: Accumulator Undefined
Т	: Temporary accumulator Undefined
IX	: Index register Undefined
EP	: Extra pointer Undefined
SP	: Stack pointer Undefined
PS	: Program status I-flag = 0, IL1, 0 = 11 Other bits are undefined.

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	- I	t
1	0	2	
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.


Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.

- V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.
- C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89816A. The bank currently in use is indicated by the register bank pointer (RP).



■ I/O MAP

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(W)	DDR0	Port 0 data direction register
02н	(R/W)	PDR1	Port 1 data register
03н	(VV)	DDR1	Port 1 data direction register
04н	(R/W)	PDR2	Port 2 data register
05н			Vacancy
06н			Vacancy
07н	(R/W)	SYCC	System clock control register
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTC	Watchdog timer control register
0Ан	(R/W)	TBCR	Time-base timer control register
0Вн	(R/W)	WPCR	Watch prescaler control register
0Сн	(R/W)	PDR3	Port 3 data register
0Dн	(W)	DDR3	Port 3 data direction register
0Ен	(R/W)	PDR4	Port 4 data register
0Fн	(W)	DDR4	Port 4 data direction register
10н	(R/W)	PDR5	Port 5 data register
11н	(R)	PDR6 Port 6 data register	
12н			Vacancy
13н			Vacancy
14н			Vacancy
15н			Vacancy
16н			Vacancy
17н	(R/W)	PIVE	Port inverting operation enable register
18н	(R/W)	TMCR	16-bit timer count register
19н	(R/W)	TCHR	16-bit timer count register (H)
1Ан	(R/W)	TCLR	16-bit timer count register (L)
1Bн			Vacancy
1Сн	(R/W)	SMR	Serial I/O mode register
1Dн	(R/W)	SDR	Serial I/O data register
1Eн			Vacancy
1Fн			Vacancy

(Continued)

Address	Read/write	Register name	Register description	
20н	(R/W)	SMC1	UART serial I/O mode control register 1	
21н	(R/W)	SRC	UART serial I/O rate control register	
22н	(R/W)	SSD	UART serial I/O status/data control register	
23н	(R/W)	SIDR/SODR	UART serial I/O data control register	
24н	(R/W)	SMC2	UART serial I/O mode control register 2	
25н			Vacancy	
26н			Vacancy	
27н			Vacancy	
28н	(R/W)	CNTR1	PWM timer control register 1	
29н	(R/W)	CNTR2	PWM timer control register 2	
2Ан	(R/W)	CNTR3	PWM timer control register 3	
2Вн	(W)	COMR2	PWM timer compare register 2	
2Сн	(W)	COMR1	PWM timer compare register 1	
2Dн		Vacancy		
2Ен			Vacancy	
2 F н	(R/W)	PWCR	Pulse width detection control register	
30н	(R/W)	EIC1	External interrupt 1 control register 1	
31н	(R/W)	EIC2	External interrupt 1 control register 2	
32н	(R/W)	EI2E	External interrupt 2 enable register	
33н	(R/W)	EI2F	External interrupt 2 flag register	
34н			Vacancy	
35н to 7Ан		Vacancy		
7Вн		Vacancy		
7Сн	(W)	ILR1	Interrupt level register 1	
7Dн	(W)	ILR2	Interrupt level register 2	
7 Ен	(W)	ILR3 Interrupt level register 3		
7F н	Not available	ITR Interrupt test register		

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

					(Vss = 0.0 V)
Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Symbol	Min.	Max.	Unit	Reliains
Power supply voltage	Vcc	Vss-0.3	Vss + 7.0	V	
	VI1	Vss-0.3	Vcc + 0.3	V	Except P50 to P54
Input voltage	VI2	Vss-0.3	Vss + 7.0	V	P50 to P54
	V ₀₁	Vss-0.3	Vcc + 0.3	V	Except P50 to P54
Output voltage	V _{O2}	Vss-0.3	Vss + 7.0	V	P50 to P54
"L" level maximum output current	lol		20	mA	Peak value
"L" level average output current	OLAV1	_	4	mA	Average value except pins other than P50 to P54
	OLAV2		10	mA	Average value for P50 to P54
"L" level total maximum output current	ΣIol	_	100	mA	Peak value
"L" level total average output current	\sum Iolav	_	40	mA	Average value
"H" level maximum output current	Іон	_	-20	mA	Peak value
"H" level average output current	Іонач	_	-4	mA	Average value
"H" level total maximum output current	∑Іон	_	-50	mA	Peak value
"H" level total average output current	Σ Iohav	_	-20	mA	Average value
Power consumption	PD		300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	


Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Symbol	Min.	Max.	Unit	Neillaiks
		2.2*	6.0	V	Normal operation assurance range MB89816A
Power supply voltage	Vcc	2.7*	6.0	V	Normal operation assurance range MB89P817A
		1.5	6.0	V	Retains the RAM state in stop mode
	Vih	0.7 Vcc	Vcc + 0.3	V	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P54 (with pull-up resistor)
"H" level voltage	Vihs	0.8 Vcc	Vcc + 0.3	V	RST, MOD0, MOD1, P60 to P67, Pheripheral input for port 3 and port 4
	VIHS2	0.8 Vcc	Vss + 6.0	V	P50 to P54 (without pull-up resistor)
"L" level voltage	VIL	Vss – 0.3	0.3 Vcc	V	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P54
Lievervoltage	Vils	Vss – 0.3	0.2 Vcc	V	RST, MOD0, MOD1, P60 to P67, Pheripheral input for port 3 and port4
Open-drain output pin application voltage	VD	Vss – 0.3	Vss + 6.0	V	P50 to P54 (without pull-up resistor)
Operating temperature	TA	-40	+85	°C	

* : These values vary with the operating frequency. See Figure 1.





3. DC Characteristics

	1	I	1	(Vcc	= +5.0 V,	Vss = 0.0) V, Ta=-	-40°C to +85°C)
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
Farameter	Symbol	r III	Condition	Min.	Тур.	Max.	Unit	itemarks
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47	Іон = -2.0 mA	2.4			V	
"L" level output	Vol1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P54 P60 to P67	lo∟ = 1.8 mA			0.4	V	
voltage	Vol2	P50 to P54	lo∟ = 6 mA Vcc = 3 V	_		0.5	V	
	Vol3	RST	lo∟= 4.0 mA			0.4	V	
Input leakage current (Hi-z output leakage current)	lu1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P54, P60 to P67, MOD0, MOD1	0.45 V < VI < Vcc			±5	μΑ	Without pull-up resistor
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P54, P60 to P67, RST	V1 = 0.0 V	25	50	100	kΩ	With pull-up resistor
	Icc1		Fсн = 5 MHz Vcc = 5.0 V		4	6	mA	MB89816A
	ICC1		$t_{inst} = 0.8 \mu s$		4.8	7.5	mA	MB89P817A
			Fcн = 5 MHz		0.4	0.6	mA	MB89816A
	Icc2		$V_{CC} = 3.0 V$ t _{inst} = 6.4 µs		1.0	1.5	mA	MB89P817A
Power supply current*	NCC	$F_{CH} = 5 \text{ MHz}$ $V_{CC} = 5.0 \text{ V}$ $t_{inst} = 0.8 \mu\text{s}$	_	1.2	1.8	mA	Olaan mada	
Iccs	Iccs2		F _{CH} = 5 MHz V _{CC} = 3.0 V t _{inst} = 12.8 μs		0.3	0.5	mA	- Sleep mode
	IccL		Fc∟ = 32.768 kHz		50	100	μA	Subclock mode
	ICCL		Vcc = 3.0 V		500	700	μA	MB89P817A

(Continued)

				(Vcc	= +5.0 V,	Vss = 0.0	V, T _A = -	-40°C to +85°C)	
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks	
i arameter	Symbol		condition	Min.	Тур.	Max.	Onic	Remarks	
	ICCLS		F _{CL} = 32.768 kHz V _{CC} = 3.0 V	_	15	50	μΑ	Subclock sleep mode	
Power supply current*	Ісст	Vcc	Fcl = 32.768 kHz Vcc = 3.0 V			15	μΑ	Watch mode Main clock stop mode at dual- clock system	
	Іссн		Fcl = 32.768 kHz Vcc = 3.0 V			10	μΑ	Subclock stop mode Main clock stop mode at single-clock system	
Input capacitance	CIN	Other than Vcc and Vss	f=1 MHz	_	10	—	pF		

* : The measurement conditions of power supply current are as follows: the external clock and $T_A = +25^{\circ}C$.


4. AC Characteristics

(1) Reset Timing

(Vcc = +5.0 V±10%, AVss = Vss = 0.0 V, T_A = -40°C to +85°C)

Parameter	Symbol Condition		Val	ue	Unit	Remarks
Falameter	Symbol	Condition	Min.	Max.	Unit	Rellarks
RST "L" pulse width	t zlzh		16 t сн	—	ns	

Note: tcH is the cycle time of the main clock.




(2) Power-on Reset

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$


Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
Farameter	Symbol	Condition	Min. Max.		Unit	Remarks	
Power supply rising time	tR			50	ms	Power-on reset function only	
Power supply cut-off time	t off		1		ms	Due to repeated operations	


Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



(3) Clock Timing

					(AVs	s = Vss =	0.0 V, TA	$= -40^{\circ}$ C to +85°C)
Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
Parameter	Symbol	FIII	Condition	Min.	Тур.	Max.	Unit	Remarks
Clock frequency	Fсн	X0, X1		1	—	5	MHz	
Clock frequency	FcL	X0A, X1A		_	32.768	_	kHz	
Clock avala time	tсн	X0, X1		200	—	1000	ns	
Clock cycle time	tc∟	X0A, X1A			30.5		μs	
Input clock pulse width	P _{WH} P _{WL}	X0		20	_	_	ns	External clock
Input clock pulse width	P _{WHL} P _{WLL}	X0A		_	15.2	_	μs	
Input clock rising/falling time	tcr tcf	X0				10	ns	External clock





(4) Serial I/O Timings

			(Vcc = +5.0 V±10%	, AVss = Vss	= 0.0 V, ⁻	$T_A = -40$	°C to +85°C)
Deremeter	Symbol	Pin	Condition	Valu	le	Unit	Remarks
Parameter	Symbol		Condition	Min.	Max.		Relliarks
Serial clock cycle time	tscyc1	SCK		2 t _{inst}		ns	
$\overline{SCK} \downarrow \rightarrow SO$ time	tslov1	SCK, SO	Internal shift	-200	200	ns	
Valid SI $\rightarrow \overline{\text{SCK}} \uparrow$	ti∨sH1	SI, SCK	clock mode	1/2 t _{inst}	_	ns	
$\overline{\operatorname{SCK}} \uparrow \rightarrow \operatorname{valid} \operatorname{SI} \operatorname{hold} \operatorname{time}$	tsHIX1	SCK, SI	-	1/2 tinst	—	ns	
Serial clock "H" pulse width	t shsl	SCK		1 t _{inst}	_	ns	
Serial clock "L" pulse width	t slsh	SCR		1 t _{inst}	_	ns	
$SCK \downarrow \to SO \text{ time}$	tslov2	SCK, SO	External shift clock mode	0	200	ns	
Valid SI $\rightarrow \overline{\text{SCK}} \uparrow$	tı∨sн₂	SI, SCK		1/2 t _{inst}	—	ns	
$\overline{SCK} \uparrow \rightarrow valid SI hold time$	tsHIX2	SCK, SI		1/2 tinst	_	ns	


*: tinst represents the minimum instruction execution time. It varies with the selected system clock and operating mode.

(5) UART Timings

			(Vcc = +5.0 V±10%	, AVss = Vss	= 0.0 V, ⁻	Γ _Α = -40	°C to +85°C)
Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
Parameter			Condition	Min.	Max.	Unit	Rellidiks
Serial clock cycle time	tscyc	SCL1, SCL2		2 tinst	_	ns	
SCL $\downarrow \rightarrow$ TXDx time	tsLOV1	SCLx, TXDx	Internal shift	-200	200	ns	
$Valid\;RXDx\toSCLx\;\uparrow$	tivsH1	RXDx, SCLx	clock mode	1/2 tinst		ns	
$SCLx \uparrow \to valid RXDx hold time$	tsHIX1	SCL1, RXD2		1/2 tinst		ns	
Serial clock "H" pulse width	t shsl			1 t _{inst}		ns	
Serial clock "L" pulse width	t slsh	SCL1, SCL2		1 t _{inst}		ns	
$SCLx \downarrow \rightarrow TXDx$ time	tslov2	SCLx, TXDx	External shift clock mode	0	200	ns	
Valid RXDx \rightarrow SCLx \uparrow	tivsH2	RXDx, SCLx		1/2 t _{inst}		ns	
SCLx $\uparrow \rightarrow$ valid RXDx hold time	tsHIX2	SCL1, RXD2		1/2 t _{inst}		ns	

Notes: • tinst represents the minimum instruction execution time. It varies with the selected system clock and operating mode.

• The edge polarity for the SLCx input is assumed when LSEL bit = 0 for SMC2. The polarity is inverted when LSEL = 1.




(6) Peripheral Input Timings

			(Vcc = +5	5.0 V±10%, AVss	= Vss = 0.0 V, -	$\Gamma_A = -40^\circ$	°C to +85°C)
Parameter	Symbol	Pin	Condition	Va	Unit	Remarks	
Faiameter	Symbol	FIII	Condition	Min.	Max.	Unit	Remains
Peripheral input "H" pulse width	tılıн	EC, INT0 to INT7	_	2 t _{inst}	_	ns	
Peripheral input "L" pulse width	tıнı∟	EC, INT0 to INT7		2 t _{inst}	_	ns	
"H" input pulse width of pulse width detection enable signal	tрweн	PWE		512 tcL + 200 or 480 tcL + 200	_	ns	
"L" input pulse width of pulse width detection enable signal	t PWEL			512 tc⊥ + 200 or 480 tc∟ + 200	_	ns	

Notes: • tinst represents the minimum instruction execution time. It varies with the selected system clock and operating mode.

- tcl represents the subclock cycle time.
- The PWE pulse width value varies with the first divider selection bit of the watch prescaler. The pulse width is "512 t_{CL} + 200" when divide by 16 is selected; or "480 t_{CL} + 200" when divide by 15 is selected.



■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
ТН	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

Table 1 Instruction Symbols

(Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic:	Assembler notation of an instruction
~:	Number of instructions
#:	Number of bytes
Operation:	Operation of an instruction
TL, TH, AH:	A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:
	 "-" indicates no change. dH is the 8 upper bits of operation description data. AL and AH must become the contents of AL and AH immediately before the instruction is executed. 00 becomes 00.
N, Z, V, C:	An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.
OP code:	Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
	Example: 48 to $4F \leftarrow$ This indicates 48, 49, 4F.

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	-	-	-		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	-		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	—	-		61
MOV @EP,A	3	1	$((EP)) \leftarrow (A)$	_	—	-		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	_	-		48 to 4F
MOV A,#d8	2	2	$(A) \leftarrow dB$	AL	_	-	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	_	-	+ +	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow (A)$	AL	_	_	++	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	$(dir) \leftarrow d8$	_	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	$((EP)) \leftarrow d8$	_	_	_		87
MOV Ri,#d8	4	2	$(Ri) \leftarrow d8$	_	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
	Ŭ	-	$((IX) + off + 1) \leftarrow (AL)$					20
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), (EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	$(A) \leftarrow d16$	AL	AH	dH	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow (III), (AL) \leftarrow (III + T)$ $(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C6
	5	~	$(AL) \leftarrow ((IX) + off),$ $(AL) \leftarrow ((IX) + off + 1)$			un	++	00
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dH		C4
MOVW A,@A	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1$	AL	AH	dH	++	93
MOVW A,@A MOVW A,@EP	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$ $(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	++	93 C7
MOVW A, CEP	4	1			АП —	dH	++	F3
MOVW EP,#d16	3	3	(A) ← (EP) (EP) ← d16	_	_	un _		E7
MOVW LP,#010 MOVW IX,A	2	1		_	_	_		E2
MOVW IX,A MOVW A,IX	2	1	$(IX) \leftarrow (A)$		_	dH		F2
MOVW A,IX MOVW SP,A	2	1	$(A) \leftarrow (IX)$	_	_	un _		E1
MOVW A,SP	2	1	$(SP) \leftarrow (A)$	-	_	dH		F1
MOV @A,SP	2		$(A) \leftarrow (SP)$	-	_	-		82
MOV @A,T MOVW @A,T	4	1	$((A)) \leftarrow (T)$	-	_	_		oz 83
		3	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	-	_	-		
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	-	_	_ 		E6
MOVW A,PS	2		$(A) \leftarrow (PS)$	—	_	dH		70
MOVW PS,A	2	1	$(PS) \leftarrow (A)$	—	_	-	++++	71
MOVW SP,#d16	3	3	$(SP) \leftarrow d16$	-	-	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	-	-	AL		10
SETB dir: b	4	2	(dir): b \leftarrow 1	-	-	-		A8 to AF
CLRB dir: b	4	2	(dir): $b \leftarrow 0$		-	-		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL				42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	_	-	dH		F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_	-	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	-	-	dH		F5
MOVW A,PC	2	1	$(A) \leftarrow (PC)$	-	-	dH		F0

 Table 2
 Transfer Instructions (48 instructions)

Notes: • During byte transfer to A, T ← A is restricted to low bytes. •Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	-	_	+ + + +	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	-	-	+ + + +	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	-	-	+ + + +	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	-	-	-	+ + + +	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + (\ (EP)\) + C$	-	-	-	+ + + +	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	-	-	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	—	-	-	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	-	-	-	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	-	-	-	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	-	-	-	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	-	-	-	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	-	-	<u> </u>	++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	-	-	dH	+ + + +	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	-	-	-	+ + + +	32
INC Ri	4	1	$(Ri) \leftarrow (Ri) + 1$	-	-	-	+++-	C8 to CF
	3	1	$(EP) \leftarrow (EP) + 1$	-	-	-		C3
INCW IX INCW A	3	1	$(IX) \leftarrow (IX) + 1$	-	_			C2
DEC Ri	3 4	1	$(A) \leftarrow (A) + 1$	-	-	dH	++	C0 D8 to DF
DEC RI DECW EP	4	1	$(Ri) \leftarrow (Ri) - 1$		-	-	+++-	D8 10 DF D3
DECW EF	3	1	(EP) ← (EP) − 1 (IX) ← (IX) − 1		_	_		D3 D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	_	_	dH	 + +	D2 D0
MULU A	19	1	$(A) \leftarrow (A) = 1$ $(A) \leftarrow (AL) \times (TL)$	_	_	dH	++	01
DIVU A	21	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (A) \land (T)$	_	-	dH	+ + R –	63
ORW A	3	1	$(A) \leftarrow (A) \lor (T)$	_	_	dH	+ + R –	73
XORW A	3	1	$(A) \leftarrow (A) \forall (T)$	_	_	dH	+ + R –	53
CMP A	2	1	(TL) – (AL)	_	_	_	++++	12
CMPW A	3	1	(T) - (A)	_	_	_	++++	13
RORC A	2	1	$\rightarrow C \rightarrow A \neg$	_	_	_	+ + - +	03
ROLC A	2	1	$-C \leftarrow A \leftarrow$	-	-	-	++-+	02
CMP A,#d8	2	2	(A) – d8	_	_	_	+ + + +	14
CMP A,dir	3	2	(A) – (dir)	_	-	-	+ + + +	15
CMP A,@EP	3	1	(A) – ((EP))	-	-	-	+ + + +	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	-	-	-	++++	16
CMP A,Ri	3	1	(A) – (Ri)	—	-	-	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	-	-	-	++++	84
DAS	2	1	Decimal adjust for subtraction	—	-	-	+ + + +	94
XOR A	2	1	$(A) \leftarrow (AL) \forall (TL)$	-	-	-	+ + R –	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \forall d8$	—	-	-	+ + R –	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \forall (dir)$	-	-	-	+ + R –	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \forall ((EP))$	-	-	-	+ + R –	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \forall ((IX) + off)$	-	-	-	+ + R –	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \forall (Ri)$	-	-	-	+ + R –	58 to 5F
	2	1	$(A) \leftarrow (AL) \land (TL)$	-	-	-	++R-	62
AND A,#d8	2	2 2	$(A) \leftarrow (AL) \land d8$ $(A) \leftarrow (AL) \land (dir)$	-	-	-	++R-	64 65
AND A,dir	3	2		-	-	—	+ + R –	65

Table 3 Arithmetic Operation Instructions (62	2 instructions)
---	-----------------

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	_	_	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	—	+ + R –	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	—	+ + R –	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	—	+ + R –	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	—	+ + R –	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	—	+ + R –	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	—	+ + R –	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	—	+ + R –	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	—	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	—	++++	95
CMP @EP,#d8	4	2	((EP)) – d8	_	_	—	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	_	_	—	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	—	++++	98 to 9F
INCW SP	3	1	$(SP) \leftarrow (SP) + 1$	—	—	—		C1
DECW SP	3	1	$(SP) \leftarrow (SP) - 1$	-	-	-		D1

Table 4	Branch Instructions (17 instructions)	

Mnemonic	~	#	Operation	TL	ΤН	AH	NZVC	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC \leftarrow PC + rel	_	-	-		FD
BNZ/BNE rel	3	2	If Z = 0 then PC \leftarrow PC + rel	_	_	_		FC
BC/BLO rel	3	2	If C = 1 then PC \leftarrow PC + rel	_	_	_		F9
BNC/BHS rel	3	2	If C = 0 then PC \leftarrow PC + rel	_	_	_		F8
BN rel	3	2	If N = 1 then PC \leftarrow PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC \leftarrow PC + rel	_	_	_		FA
BLT rel	3	2	If V \forall N = 1 then PC \leftarrow PC + rel	_	_	_		FF
BGE rel	3	2	If V \forall N = 0 then PC \leftarrow PC + rel	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then PC \leftarrow PC + rel	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC \leftarrow PC + rel	_	_	_	-+	B8 to BF
JMP @A	2	1	$(\dot{PC}) \leftarrow (A)$	_	_	_		E0
JMP ext	3	3	$(PC) \leftarrow ext$	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dH		F4
RET	4	1	Return from subrountine	—	—	—		20
RETI	6	1	Return form interrupt	-	-	-	Restore	30

Table 5	Other Instructions (9 in	nstructions)
---------	--------------------------	--------------

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dH		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	—		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	—		80
SETI	1	1		-	-	-		90

■ INSTRUCTION MAP

2 Ret	3 RFTI	4 PLISHW	5 POPW	9	7	8 IZ		A 8	a 0	c c	D	ш МР	F WOW
Т Н Н	L .	AA	A	MOV A,ext	MUVW A,PS	CLKI	SE II	CLKB dir: 0	BBC dir: 0,rel	INCW A	DECWA	JMP @A	MUVW A,PC
MP CALL PU addr16 addr16	Ē	WHSU IX	POPW IX	MOV ext,A	MOVW PS,A	CLRC	SETC	CLRB dir: 1	BBC dir: 1,rel	INCW SP	DECW SP	MOVW SP,A	MOVW A,SP
ADDC SUBC XCH		:Н А, Т	XOR A	AND A	OR A	MOV @A,T	MOV A,@A	CLRB dir: 2	BBC dir: 2,rel	INCW IX	DECW	MOVW IX,A	MOVW A,IX
ADDCW SUBCW XCHW A A A A, T	XCI	ЧW А, T	XORW A	ANDW A	ORW A	MOVW @A,T	MOVW A,@A	CLRB dir: 3	BBC dir: 3,rel	INCW EP	DECW EP	MOVW EP,A	MOVW A,EP
ADDC SUBC A,#d8 A,#d8			XOR A,#d8	AND A,#d8	OR A,#d8	DAA	DAS	CLRB dir: 4	BBC dir: 4,rel	MOVW A,ext	MOVW ext,A	MOVW A,#d16	XCHW A,PC
ADDC SUBC MOV A,dir A,dir di	MC	V dir,A	XOR A,dir	AND A,dir	OR A,dir	MOV dir,#d8	CMP dir,#d8	CLRB dir: 5	BBC dir: 5,rel	MOVW A,dir	MOVW dir,A	MOVW SP;#d16	XCHW A,SP
ADDC SUBC MOV @IX A,@IX +d A,@IX +d +d,A	MOV (+d,A	@IX	XOR A, @IX +d	AND A,@IX +d	OR A,@IX +d	MOV @IX+d,#d8	CMP @IX +d,#d8	CLRB dir: 6	BBC dir: 6,rel	MOVW A,@IX +d	A,b+XI@ WVOM	MOVW IX,#d16	XCHW A,IX
ADDC SUBC MOV A,@EP A,@EP @EP,A	2	P,A	XOR A,@EP	AND A,@EP	OR A,@EP	MOV @EP;#d8	CMP @EP#d8	CLRB dir: 7	BBC dir: 7,rel	MOVW A,@EP	MOVW @EP,A	MOVW EP;#d16	XCHW A,EP
ADDC SUBC MOV A,R0 A,R0 R0	M	ov R0,A	XOR A,R0	AND A,R0	OR A,R0	MOV R0,#d8	CMP R0,#d8	SETB dir: 0	BBS dir: 0,rel	INC R0	DEC R0	CALLV #0	BNC rel
ADDC SUBC MOV A,R1 A,R1 R1	MOV R1	DV R1,A	XOR A,R1	AND A,R1	OR A,R1	MOV R1,#d8	CMP R1,#d8	SETB dir: 1	BBS dir: 1,rel	INC R1	DEC R1	CALLV #1	BC rel
ADDC SUBC MOV A,R2 A,R2 R2	M	DV R2,A	XOR A,R2	AND A,R2	OR A,R2	MOV R2,#d8	CMP R2,#d8	SETB dir: 2	BBS dir: 2,rel	INC R2	DEC R2	CALLV #2	BP rel
ADDC SUBC MOV A,R3 A,R3 R3	MC	DV R3,A	XOR A,R3	AND A,R3	OR A,R3	MOV R3,#d8	CMP R3,#d8	SETB dir: 3	BBS dir: 3,rel	INC R3	DEC R3	CALLV #3	BN rel
ADDC SUBC MOV A,R4 A,R4 R ²	Ĕ	N R4,A	XOR A,R4	AND A,R4	OR A,R4	MOV R4,#d8	CMP R4,#d8	SETB dir: 4	BBS dir: 4,rel	INC R4	DEC R4	CALLV #4	BNZ rel
ADDC SUBC MOV A,R5 A,R5 Rt	MC	oV R5,A	XOR A,R5	AND A,R5	OR A,R5	MOV R5,#d8	CMP R5,#d8	SETB dir: 5	BBS dir: 5,rel	INC R5	DEC R5	CALLV #5	BZ rel
ADDC SUBC MOV A,R6 A,R6 R6	MO	ð,A	XOR A,R6	AND A,R6	OR A,R6	MOV R6,#d8	CMP R6,#d8	SETB dir: 6	BBS dir: 6,rel	INC R6	DEC R6	CALLV #6	BGE rel
ADDC SUBC MOV A,R7 A,R7 R7	M	Ă	XOR A,R7	AND A,R7	OR A,R7	MOV R7,#d8	CMP R7,#d8	SETB dir: 7	BBS dir: 7,rel	INC R7	DEC R7	CALLV #7	BLT rel

■ MASK OPTIONS

No	Part number	MB89816A	MB89P817A
No.	Specifying procedure	Specify when ordering masking	Set with EPROM programmer
1	Pull-up resistors P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P54, P60 to P67	Specify by pin	Can be set per pin. (P50 to P54 are available only for without a pull-up resistor.)
2	Power-on reset selection With power-on reset Without power-on reset	Selectable	Setting possible
3	Main clock oscillation (5 MHz) stabilization time selection approx. 218/FcH (approx. 52.4 ms) approx. 217/FcH (approx. 26.2 ms) approx. 214/FcH (approx. 3.2 ms) approx. 24/FcH (approx. 0 ms)	Selectable	Setting possible
4	Reset pin ouotput selection With reset output Without reset output	Selectable	Setting possible
5	Selection either single- or dual- clock system Single clock Dual clock	Selectable	Setting possible
6	Main clock oscillator type selection Crystal or ceramic oscillator CR	Selectable	Setting possible


FCH: Main clock frequency

* : The main clock oscillation setting time is generated by dividing the main clock frequency. Note that the oscillation cycle is not stable immediately after oscillation is started. The settling time value in this data sheet should be used as a reference.

■ ORDERING INFORMATION

Part number	Package	Remarks
MB89816APF MB89P817APF	64-pin Plastic QFP (FPT-64P-M06)	

■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 1015, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211, Japan Tel: (044) 754-3753 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 189554 Tel: 336-1600 Fax: 336-1609

F9606 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.