



[www.dalsemi.com](http://www.dalsemi.com)

## DS4802

# Low Voltage, Micro Power, High Performance, Rail-To-Rail Dual Op-Amp

## FEATURES


- Very low operating power:  
12  $\mu$ A typical per amplifier
- High output sink/source capability
- Supply Voltage Range 1.8 to 5.5V
- Rail-to-Rail Output Swing
- Input offset voltage: 0.95 mV max.

## ORDERING INFORMATION


| Part Number | Description      |
|-------------|------------------|
| DS4802      | 8-pin DIP        |
| DS4802S     | 8-pin SOIC       |
| DS4802U     | 8-pin $\mu$ -SOP |
| DS4802X     | 8-bump Flip-Chip |

For mechanical dimensions see website.

## PACKAGES/PINOUTS



300-mil DIP  
150-mil SOIC  
118-mil  $\mu$ -SOP



8-bump Flip-Chip

## DESCRIPTION

The DS4802 BiCMOS dual operational amplifier combines low input offset voltage, very low power consumption, rail-to-rail output swing, and excellent DC precision. With a maximum input offset voltage of 0.95 mV, a maximum  $I_{DD}$  of 25  $\mu$ A/amplifier, and 10 pA typical input bias current, the DS4802 is ideal for measurement, medical, and industrial applications. The DS4802 is also ideal for portable applications with 1.8 volt to 5.5 volt single supply voltage operation and low power consumption.

## ABSOLUTE MAXIMUM RATINGS

|  |                          |
|--|--------------------------|
| Supply Voltage, V <sub>DD</sub> (see Note 1)     | 5.5V                     |
| Differential Input Voltage (see Note 2)          | ± V <sub>DD</sub>        |
| Input Voltage Range, V <sub>I</sub> (see Note 1) | -0.3V to V <sub>DD</sub> |
| Input Current, I <sub>DD</sub>                   | ± 4 mA                   |
| Output Current, I <sub>O</sub>                   | ± 50 mA                  |
| Total current into V <sub>DD</sub>               | ± 50 mA                  |
| Total current out of GND                         | ± 50 mA                  |
| Duration of short-circuit current (See Note 3)   | unlimited                |
| Operating Temperature                            | 0°C to 70°C              |
| Storage Temperature                              | -55°C to +125°C          |
| Soldering Temperature                            | 260°C for 10 seconds     |

### Notes:

1. Relative to GND.
2. Non-inverting input relative to inverting input. Excessive current flows when input is brought below GND - 0.3V.
3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

## RECOMMENDED OPERATING CONDITIONS

| PARAMETER                      | SYMBOL          | MIN | TYP | MAX                   | UNITS | NOTES |
|--------------------------------|-----------------|-----|-----|-----------------------|-------|-------|
| Supply Voltage                 | V <sub>DD</sub> | 1.8 |     | 5.5                   | V     | 1     |
| Input Voltage Range            | V <sub>I</sub>  | GND |     | V <sub>DD</sub> - 1.0 | V     | 1     |
| Common-Mode Input Voltage      | V <sub>IC</sub> | GND |     | V <sub>DD</sub> - 1.0 | V     |       |
| Free-Air Operating Temperature | T <sub>A</sub>  | 0   |     | 70                    | °C    |       |

### Notes:

1. Voltage referenced to GND.

**ELECTRICAL CHARACTERISTICS** (TA: 0°C – 70°C, VDD = 1.8V)



| PARAMETER  | SYMBOL            | MIN      | TYP               | MAX  | UNITS | NOTES |
|--|-------------------|----------|-------------------|------|-------|-------|
| Input Offset Voltage<br>(V <sub>IC</sub> = 0.5V, R <sub>S</sub> = 50Ω, V <sub>OUT</sub> = V <sub>DD</sub> /2)  | V <sub>IO</sub>   |          | 0.1               | 0.95 | mV    |       |
| Temperature Coefficient of Input Offset Voltage<br>(V <sub>IC</sub> = 0.5V, R <sub>S</sub> = 50Ω, V <sub>OUT</sub> = V <sub>DD</sub> /2)   | αV <sub>IO</sub>  |          | 2                 |      | µV/°C |       |
| Input Offset Current<br>(R <sub>S</sub> = 50Ω)   | I <sub>IO</sub>   |          | 5                 | 500  | pA    |       |
| Input Bias Current<br>(R <sub>S</sub> = 50Ω)   | I <sub>IB</sub>   |          | 10                | 500  | pA    |       |
| Common-mode Input Voltage Range<br>( V <sub>IO</sub>   ≤ 5 mV, R <sub>S</sub> = 50Ω)   | V <sub>ICR</sub>  | 0 to 1   | -0.3 to 1.2       |      | V     |       |
| High Level Output Voltage<br>(I <sub>OH</sub> = -50 µA)<br>(I <sub>OH</sub> = -500 µA)   | V <sub>OH</sub>   | 1.5      | 1.785<br>1.65     |      | V     |       |
| Low Level Output Voltage<br>(I <sub>OL</sub> = 50 µA)<br>(I <sub>OL</sub> = 500 µA)  | V <sub>OL</sub>   |          | 10<br>100         | 200  | mV    |       |
| Large Signal Differential Voltage Amplification<br>(V <sub>IC</sub> = 0.5V, 0.4V ≤ V <sub>O</sub> ≤ 1.4V) R <sub>L</sub> = 100 kΩ<br>(V <sub>IC</sub> = 0.5V, 0.4V ≤ V <sub>O</sub> ≤ 1.4V) R <sub>L</sub> = 10 kΩ | A <sub>VD</sub>   | 65<br>55 | 75<br>65          |      | dB    |       |
| Input Resistance   | R <sub>IN</sub>   |          | >10 <sup>12</sup> |      | Ω     |       |
| Common Mode Input Capacitance  | C <sub>i(c)</sub> |          | 24.0              |      | pF    |       |
| Common Mode Rejection Ratio<br>(0V ≤ V <sub>IC</sub> ≤ 0.8V, R <sub>S</sub> = 50Ω, V <sub>O</sub> = V <sub>DD</sub> /2)  | CMRR              | 60       | 75                |      | dB    |       |
| Supply Voltage Rejection Ratio<br>(1.8V ≤ V <sub>DD</sub> ≤ 3.6V, V <sub>IC</sub> = V <sub>DD</sub> /2, no load)   | k <sub>SVR</sub>  | 70       | 85                |      | dB    |       |
| Amplifier Supply Current (per channel)<br>(V <sub>O</sub> = V <sub>DD</sub> /2, no load)   | I <sub>DD</sub>   |          | 12                | 25   | µA    |       |
| Slew Rate at Unity Gain<br>(R <sub>L</sub> = 100 kΩ, C <sub>L</sub> = 100 pF tied to V <sub>DD</sub> /2)   | SR                | 10       | 15                |      | V/ms  |       |

| PARAMETER  | SYMBOL         | MIN | TYP       | MAX | UNITS                  | NOTES |
|--|----------------|-----|-----------|-----|------------------------|-------|
| Equivalent Input Noise Voltage<br>(f = 10 Hz)<br>(f = 1 kHz)   | V <sub>N</sub> |     | 120<br>60 |     | nV/ $\sqrt{\text{Hz}}$ |       |
| Unity Gain Bandwidth Product<br>(R <sub>L</sub> = 100 k $\Omega$ , C <sub>L</sub> = 100 pF tied to V <sub>DD</sub> /2) | UGBW           |     | 31        |     | kHz                    |       |
| Phase Margin at Unity Gain<br>(R <sub>L</sub> = 100 k $\Omega$ , C <sub>L</sub> = 100 pF tied to V <sub>DD</sub> /2)   | $\phi_M$       |     | 60        |     | Degree                 |       |
| Gain Margin<br>(R <sub>L</sub> = 100 k $\Omega$ , C <sub>L</sub> = 100 pF tied to V <sub>DD</sub> /2)                  |                |     | 17        |     | dB                     |       |


**ELECTRICAL CHARACTERISTICS cont.** (T<sub>A</sub>: 0°C – 70°C. V<sub>DD</sub> = 3.0V)

| PARAMETER   | SYMBOL            | MIN      | TYP               | MAX  | UNITS                        | NOTES |
|---|-------------------|----------|-------------------|------|------------------------------|-------|
| Input Offset Voltage<br>(V <sub>IC</sub> = 1.5V, R <sub>S</sub> = 50 $\Omega$ , V <sub>OUT</sub> = V <sub>DD</sub> /2)  | V <sub>IO</sub>   |          | 0.1               | 0.95 | mV                           |       |
| Temperature Coefficient of Input Offset Voltage<br>(V <sub>IC</sub> = 1.5V, R <sub>S</sub> = 50 $\Omega$ , V <sub>OUT</sub> = V <sub>DD</sub> /2)   | $\alpha V_{IO}$   |          | 2                 |      | $\mu\text{V}/^\circ\text{C}$ |       |
| Input Offset Current<br>(R <sub>S</sub> = 50 $\Omega$ )   | I <sub>IO</sub>   |          | 5                 | 500  | pA                           |       |
| Input Bias Current<br>(R <sub>S</sub> = 50 $\Omega$ )   | I <sub>IB</sub>   |          | 10                | 500  | pA                           |       |
| Common-mode Input Voltage Range<br>( V <sub>IO</sub>   $\leq$ 5 mV, R <sub>S</sub> = 50 $\Omega$ )  | V <sub>ICR</sub>  | 0 to 2   | -0.3 to 2.2       |      | V                            |       |
| High Level Output Voltage<br>(I <sub>OH</sub> = -200 $\mu\text{A}$ )<br>(I <sub>OH</sub> = -2 mA)   | V <sub>OH</sub>   | 2.4      | 2.97<br>2.7       |      | V                            |       |
| Low Level Output Voltage<br>(V <sub>IC</sub> = 1.5V, I <sub>OL</sub> = 200 $\mu\text{A}$ )<br>(V <sub>IC</sub> = 1.5V, I <sub>OL</sub> = 2 mA)  | V <sub>OL</sub>   |          | 24<br>240         | 500  | mV                           |       |
| Large Signal Differential Voltage Amplification<br>(V <sub>IC</sub> = 1.5V, 0.5V $\leq$ V <sub>O</sub> $\leq$ 2.5V) R <sub>L</sub> = 100 k $\Omega$<br>(V <sub>IC</sub> = 1.5V, 0.5V $\leq$ V <sub>O</sub> $\leq$ 2.5V) R <sub>L</sub> = 10k $\Omega$ | A <sub>VD</sub>   | 70<br>60 | 80<br>70          |      | dB                           |       |
| Input Resistance  | R <sub>IN</sub>   |          | >10 <sup>12</sup> |      | $\Omega$                     |       |
| Common Mode Input Capacitance   | C <sub>I(C)</sub> |          | 24.0              |      | pF                           |       |
| Common Mode Rejection Ratio   | CMRR              | 65       | 80                |      | dB                           |       |

| PARAMETER  | SYMBOL           | MIN | TYP       | MAX | UNITS  | NOTES |
|--|------------------|-----|-----------|-----|--------|-------|
| (0V ≤ V <sub>IC</sub> ≤ 2V, R <sub>S</sub> = 50Ω, V <sub>O</sub> = V <sub>DD</sub> /2)                           |                  |     |           |     |        |       |
| Supply Voltage Rejection Ratio<br>(1.8V ≤ V <sub>DD</sub> ≤ 3.6V, V <sub>IC</sub> = V <sub>DD</sub> /2, no load) | k <sub>SVR</sub> | 70  | 85        |     | dB     |       |
| Amplifier Supply Current (per channel)<br>(V <sub>O</sub> = V <sub>DD</sub> /2, no load)                         | I <sub>DD</sub>  |     | 12        | 25  | μA     |       |
| Slew Rate at Unity Gain<br>(R <sub>L</sub> = 100 kΩ, C <sub>L</sub> = 100 pF tied to V <sub>DD</sub> /2)         | SR               | 10  | 15        |     | V/ms   |       |
| Equivalent Input Noise Voltage<br>(f = 10 Hz)<br>(f = 1 kHz)   | V <sub>N</sub>   |     | 120<br>60 |     | nV/√Hz |       |
| Unity Gain Bandwidth Product<br>(R <sub>L</sub> = 100 kΩ, C <sub>L</sub> = 100 pF tied to V <sub>DD</sub> /2)    | UGBW             |     | 35        |     | kHz    |       |
| Phase Margin at Unity Gain<br>(R <sub>L</sub> = 100 kΩ, C <sub>L</sub> = 100 pF tied to V <sub>DD</sub> /2)      | φ <sub>M</sub>   |     | 60        |     | Degree |       |
| Gain Margin<br>(R <sub>L</sub> = 100 kΩ, C <sub>L</sub> = 100 pF tied to V <sub>DD</sub> /2)                     |                  |     | 17        |     | dB     |       |


**DISTRIBUTION OF DS4802  
INPUT OFFSET VOLTAGE****Figure 1.0****DISTRIBUTION OF DS4802  
INPUT OFFSET VOLTAGE****Figure 2.0**

**INPUT OFFSET VOLTAGE  
vs  
COMMON-MODE INPUT VOLTAGE**




**Figure 3.0**

**INPUT OFFSET VOLTAGE  
vs  
COMMON-MODE INPUT VOLTAGE**




**Figure 4.0**

**DISTRIBUTION OF DS4802  
INPUT OFFSET VOLTAGE  
TEMPERATURE COEFFICIENT**







**Figure 5.0**



**DISTRIBUTION OF DS4802  
INPUT OFFSET VOLTAGE  
TEMPERATURE COEFFICIENT**



**Figure 6.0**

**Figure 7.0****Figure 8.0**

**Figure 9.0****Figure 10.0**

**Figure 11.0****Figure 12.0**

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION  
AND PHASE MARGIN  
vs  
FREQUENCY




Figure 13.0

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION  
AND PHASE MARGIN  
vs  
FREQUENCY







Figure 14.0


**Figure 15.0****Figure 16.0**

**VOLTAGE-FOLLOWER  
SMALL-SIGNAL PULSE RESPONSE**




**Figure 17.0**

**VOLTAGE-FOLLOWER  
SMALL-SIGNAL PULSE RESPONSE**




**Figure 18.0**

**VOLTAGE-FOLLOWER  
LARGE-SIGNAL PULSE RESPONSE**





**Figure 19.0**


**VOLTAGE-FOLLOWER  
LARGE-SIGNAL PULSE RESPONSE**



**Figure 20.0**


**INVERTING SMALL-SIGNAL  
PULSE RESPONSE****Figure 21.0****INVERTING SMALL-SIGNAL  
PULSE RESPONSE****Figure 22.0**

**INVERTING LARGE-SIGNAL  
PULSE RESPONSE**







**Figure 23.0**

**INVERTING LARGE-SIGNAL  
PULSE RESPONSE**



**Figure 24.0**

**Figure 25.0****Figure 26.0**

**Figure 27.0****Figure 28.0**