FEATURES

- Sixteen (16) or Twelve (12) Completely Independent T1 Framers in One Small 27mm x 27mm Package
- Each Multi-Chip Module (MCM) Contains Four (FF) or Three (FT) DS21Q42 Die.
- Each Quad Framer Can be Concatenated into a Single 8.192MHz Backplane Data Stream
- IEEE 1149.1 JTAG-Boundary Scan Architecture
- DS21FF42 and DS21FT42 are Pin Compatible with DS21FF44 and DS21FT44, respectively, to allow the Same Footprint to Support T1 and E1 Applications
- 300-pin MCM BGA package (27mm X 27mm)
- Low Power 3.3V CMOS with 5V Tolerant Input & Outputs

1. MULTI-CHIP MODULE (MCM) DESCRIPTION

The Four x Four and Four x Three MCMs offer a high density packaging arrangement for the DS21Q42 T1 Enhanced Quad Framer. Either three (DS21FT42) or four (DS21FF42) silicon die of these devices is packaged in a Multi-Chip Module (MCM) with the electrical connections as shown in Figure 1-1.

All of the functions available on the DS21Q42 are also available in the MCM packaged version. However, in order to minimize package size, some signals have been deleted or combined. These differences are detailed in Table 1-1. In the Four x Three (FT) version, the fourth quad framer is not populated and hence all of the signals to and from this fourth framer are absent and should be treated as No Connects (NC). Table 2-1 lists all of the signals on the MCM and it also lists the absent signals for the Four x Three.


The availability of both a twelve and a sixteen channel version allow the maximum framer density with the lowest cost. For example, in a T3 application, two devices (one DS21FF42 and one DS21FT42) provide a total of 28 framers without the additional cost and power consumption of any unused framers that appear in an octal approach.

Changes from Normal DS21Q42 Configuration Table 1-1

- 1. TSYSCLK and RSYSCLK are tied together.
- 2. The following signals are not available:

RFSYNC / RLCLK / RLINK / RCHCLK / RMSYNC / RLOS/LOTC / TCHBLK / TLCLK / TLINK / TCHCLK

DS21FF42 / DS21FT42 Schematic Figure 1-1



DS21FF42 / DS21FT42 Schematic Figure 1-1 (continued)




TABLE OF CONTENTS

FE	ATURES	1
1.	MULTI-CHIP MODULE (MCM) DESCRIPTION	1
2.	MCM LEAD DESCRIPTION	7
3.	DS21FF42 (FOUR X FOUR) PCB LAND PATTERN	13
4.	DS21FT42 (FOUR X THREE) PCB LAND PATTERN	14
5.	DS21Q42 FEATURES	15
6.	DS21Q42 INTRODUCT ION	16
7.	DS21Q42 PIN FUNCTION DESCRIPTION	20
8.	DS21Q42 REGISTER MAP	29
9.	PARALLEL PORT	33
10.	CONTROL, ID AND TEST REGISTERS	33
11.	STATUS AND INFORMATION REGISTERS	45
12.	ERROR COUNT REGISTERS	54
13.	DS0 MONITORING FUNCTION	58
14.	SIGNALING OPERATION	62
	4.1 PROCESSOR BASED SIGNALING	
15.	PER-CHANNEL CODE (IDLE) GENERATION AND LOOPBACK	66
1	5.1 TRANSMIT SIDE CODE GENERATION 15.1.1 Simple Idle Code Insertion and Per-Channel Loopback 15.1.2 Per-Channel Code Insertion	66
1	5.2 RECEIVE SIDE CODE GENERATION	68
	15.2.1 Simple Code Insertion	
16.		
17.	ELASTIC STORES OPERATION	72

17.1 RECEIVE SIDE	
17.2 TRANSMIT SIDE	
17.3 MINIMUM DELAY SYNCHRONOUS RSYSCLK/TSYSCLK MOD	
18. HDLC CONTROLLER	74
18.1 HDLC FOR DS0s	74
19. FDL/FS EXTRACTION AND INSERTION	75
19.1 HDLC AND BOC CONTROLLER FOR THE FDL	75
19.1.1 General Overview	75
19.1.2 Status Register for the HDLC	76
19.1.3 HDLC/BOC Register Description	
19.2 LEGACY FDL SUPPORT	
19.2.1 Overview	
19.2.2 Receive Section	
19.2.3 Transmit Section	
19.3 D4/SLC-96 OPERATION	88
20. PROGRAMMABLE IN-BAND CODE GENERATION AND DETR	ECTION
89	
21. TRANSMIT TRANSPARENCY	93
22. INTERLEAVED PCM BUS OPERATION	94
22. INTERLEAVED PCM BUS OPERATION23. JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCES	94 SS PORT
22. INTERLEAVED PCM BUS OPERATION	94 SS PORT
22. INTERLEAVED PCM BUS OPERATION	94 SS PORT9798
22. INTERLEAVED PCM BUS OPERATION	94 SS PORT 97 98 101
22. INTERLEAVED PCM BUS OPERATION	94 SS PORT97 98 101
22. INTERLEAVED PCM BUS OPERATION 23. JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCES 97 23.1 DESCRIPTION	94 SS PORT9798101104109
22. INTERLEAVED PCM BUS OPERATION 23. JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCES 97 23.1 DESCRIPTION	94 SS PORT97 98 101 104 109
22. INTERLEAVED PCM BUS OPERATION 23. JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCES 97 23.1 DESCRIPTION	94 SS PORT97 98 101 104 109
22. INTERLEAVED PCM BUS OPERATION 23. JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCES 97 23.1 DESCRIPTION	94 SS PORT97 98 101 104 109
22. INTERLEAVED PCM BUS OPERATION 23. JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCES 97 23.1 DESCRIPTION	94 SS PORT97 98 101 104 109
22. INTERLEAVED PCM BUS OPERATION 23. JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCES 97 23.1 DESCRIPTION	94 SS PORT97 98 101 104 109

DOCUMENT REVISION HISTORY

Revision Notes

8-7-98

8-7-98 Initial Release
12-29-98 TEST and MUX leads were added at previous No Connect (NC) leads.

10-18-99 DS21Q42 die specifications appended to data sheet.

2. MCM LEAD DESCRIPTION

Lead Description Sorted by Symbol Table 2-1

Lead	Symbol	I/O	Description			
B7	8MCLK	0	8.192 MHz Clock Based on CLKSI.			
G20	A0	I	Address Bus Bit 0 (lsb).			
H20	Al	I	Address Bus Bit 1.			
G19	A2	I	Address Bus Bit 1. Address Bus Bit 2.			
H19	A3	I	Address Bus Bit 2. Address Bus Bit 3.			
G18	A4	I	ddress Bus Bit 3.			
H18	A4 A5	I	Address Bus Bit 5.			
G17	A6	I	Address Bus Bit 5. Address Bus Bit 6.			
H17	A6 A7	I				
W15	BTS	I	Address Bus Bit 7 (msb).			
	CLKSI	I	Bus Timing Select. 0 = Intel / 1 = Motorola.			
B6			Reference clock for the 8.192MHz clock synthesizer.			
T8	CS1*	I	Chip Select for Quad Framer 1.			
Y4	CS2*	I	Chip Select for Quad Framer 2.			
Y15	CS3*	I	Chip Select for Quad Framer 3.			
E19	CS4*/NC	I	Chip Select for Quad Framer 4. NC on Four x Three.			
L20	D0	I/O	Data Bus Bit 0 (Isb).			
M20	D1	I/O	Data Bus Bit 1.			
L19	D2	I/O	Data Bus Bit 2.			
M19	D3	I/O	Data Bus Bit 3.			
L18	D4	I/O	Data Bus Bit 4.			
M18	D5	I/O	Data Bus Bit 5.			
L17	D6	I/O	Data Bus Bit 6.			
M17	D7	I/O	Data Bus Bit 7 (msb).			
C7	DVDD1	-	Digital Positive Supply for Framer 1.			
E4	DVDD1	-	Digital Positive Supply for Framer 1.			
D2	DVDD1	-	Digital Positive Supply for Framer 1.			
K3	DVDD2	-	Digital Positive Supply for Framer 2.			
U7	DVDD2	-	Digital Positive Supply for Framer 2.			
P2	DVDD2	-	Digital Positive Supply for Framer 2.			
V19	DVDD3	-	Digital Positive Supply for Framer 3.			
T12	DVDD3	-	Digital Positive Supply for Framer 3.			
L16	DVDD3	-	Digital Positive Supply for Framer 3.			
D17	DVDD4/NC	-	Digital Positive Supply for Framer 4. NC on Four x Three.			
F16	DVDD4/NC	-	Digital Positive Supply for Framer 4. NC on Four x Three.			
B11	DVDD4/NC	-	Digital Positive Supply for Framer 4. NC on Four x Three.			
E9	DVSS1	-	Digital Signal Ground for Framer 1.			
A6	DVSS1	-	Digital Signal Ground for Framer 1.			
D5	DVSS1	-	Digital Signal Ground for Framer 1.			
U3	DVSS2	-	Digital Signal Ground for Framer 2.			
K4	DVSS2	-	Digital Signal Ground for Framer 2.			
U8	DVSS2	-	Digital Signal Ground for Framer 2.			
U4	DVSS3	-	Digital Signal Ground for Framer 3.			
R16	DVSS3	-	Digital Signal Ground for Framer 3.			
Y20	DVSS3	-	Digital Signal Ground for Framer 3.			
J20	DVSS4/NC	-	Digital Signal Ground for Framer 4. NC on Four x Three.			
A11	DVSS4/NC	_	Digital Signal Ground for Framer 4. NC on Four x Three.			
D19	DVSS4/NC	_	Digital Signal Ground for Framer 4. NC on Four x Three.			
Y14	FS0	I	Framer Select 0 for the Parallel Control Port.			
W14	FS1	ī	Framer Select 1 for the Parallel Control Port.			
G16	INT*	0	Interrupt for all four Quad Framers.			
0.10						

V14	JTCLK	I	JTAG Clock.
E10	JTDI	I	JTAG Data Input.
A19	JTDOF/NC	0	JTAG Data Output for Four x Four Version. NC on Four x Three.
T17	JTDOT	0	JTAG Data Output for Four x Three Version.
H16	JTMS	I	JTAG Test Mode Select.
K17	JTRST*	I	JTAG Reset.
A13	TEST	I	Tri-State. 0 = do not tri-state / 1 = tri-state all outputs & I/O signals
P17	MUX	I	Bus Operation Select. 0 = non-multiplexed bus / 1 = multiplexed bus
C2	RCHBLK1	0	Receive Channel Blocking Clock.
G3	RCHBLK2	0	Receive Channel Blocking Clock. Receive Channel Blocking Clock.
E6	RCHBLK3	0	Receive Channel Blocking Clock. Receive Channel Blocking Clock.
A8	RCHBLK4	0	Receive Channel Blocking Clock. Receive Channel Blocking Clock.
N1	RCHBLK4 RCHBLK5	0	Receive Channel Blocking Clock. Receive Channel Blocking Clock.
Y1	RCHBLK5	0	
			Receive Channel Blocking Clock.
U6	RCHBLK7	0	Receive Channel Blocking Clock.
N5	RCHBLK8	0	Receive Channel Blocking Clock.
Y8	RCHBLK9	0	Receive Channel Blocking Clock.
W12	RCHBLK10	0	Receive Channel Blocking Clock.
V17	RCHBLK11	0	Receive Channel Blocking Clock.
U17	RCHBLK12	0	Receive Channel Blocking Clock.
D16	RCHBLK13/NC	О	Receive Channel Blocking Clock. NC on Four x Three.
K20	RCHBLK14/NC	0	Receive Channel Blocking Clock. NC on Four x Three.
B18	RCHBLK15/NC	О	Receive Channel Blocking Clock. NC on Four x Three.
B16	RCHBLK16/NC	О	Receive Channel Blocking Clock. NC on Four x Three.
A2	RCLK1	I	Receive Clock for Framer 1
K1	RCLK2	I	Receive Clock for Framer 2.
D10	RCLK3	I	Receive Clock for Framer 3.
B9	RCLK4	I	Receive Clock for Framer 4.
M3	RCLK5	I	Receive Clock for Framer 5.
V1	RCLK6	I	Receive Clock for Framer 6.
W6	RCLK7	I	Receive Clock for Framer 7.
J3	RCLK8	I	Receive Clock for Framer 8.
T9	RCLK9	I	Receive Clock for Framer 9.
W10	RCLK10	I	Receive Clock for Framer 10.
Y18	RCLK11	I	Receive Clock for Framer 11.
N17	RCLK12	I	Receive Clock for Framer 12.
D14	RCLK13/NC	I	Receive Clock for Framer 13. NC on Four x Three.
P20	RCLK14/NC	I	Receive Clock for Framer 14. NC on Four x Three.
C18	RCLK15/NC	I	Receive Clock for Framer 15. NC on Four x Three.
C12	RCLK16/NC	I	Receive Clock for Framer 16. NC on Four x Three.
E18	RD*	I	Read Input.
B2	RNEG1	I	Receive Negative Data for Framer 1.
H2	RNEG2	I	Receive Negative Data for Framer 2.
D9	RNEG3	I	Receive Negative Data for Framer 3.
A9	RNEG4	I	Receive Negative Data for Framer 4.
M2	RNEG5	I	Receive Negative Data for Framer 5.
V3	RNEG6	I	Receive Negative Data for Framer 6.
V7	RNEG7	I	Receive Negative Data for Framer 7.
P3	RNEG8	I	Receive Negative Data for Framer 8.
U9	RNEG9	I	Receive Negative Data for Framer 9.
W11	RNEG10	I	Receive Negative Data for Framer 10.
W17	RNEG10	I	Receive Negative Data for Framer 11.
T20	RNEG11 RNEG12	I	Receive Negative Data for Framer 11. Receive Negative Data for Framer 12.
E14	RNEG12 RNEG13/NC	I	Receive Negative Data for Framer 12. Receive Negative Data for Framer 13. NC on Four x Three.
N20	RNEG13/NC RNEG14/NC	I	Receive Negative Data for Framer 13. NC on Four x Three. Receive Negative Data for Framer 14. NC on Four x Three.
C20	RNEG14/NC RNEG15/NC	I	Receive Negative Data for Framer 14. NC on Four x Three. Receive Negative Data for Framer 15. NC on Four x Three.
B13	RNEG15/NC RNEG16/NC	I	
B13	KNEG10/NC	1	Receive Negative Data for Framer 16. NC on Four x Three.

A1	RPOS1	I	Receive Positive Data for Framer 1.
HI	RPOS2	I	Receive Positive Data for Framer 2.
H4	RPOS3	I	Receive Positive Data for Framer 3.
C9	RPOS4	I	Receive Positive Data for Framer 4.
MI	RPOS4 RPOS5	Ĭ	Receive Positive Data for Framer 4. Receive Positive Data for Framer 5.
		-	
W2	RPOS6	I	Receive Positive Data for Framer 6.
V5	RPOS7	I	Receive Positive Data for Framer 7.
P4	RPOS8	I	Receive Positive Data for Framer 8.
T10	RPOS9	I	Receive Positive Data for Framer 9.
V11	RPOS10	I	Receive Positive Data for Framer 10.
Y19	RPOS11	I	Receive Positive Data for Framer 11.
R19	RPOS12	I	Receive Positive Data for Framer 12.
D15	RPOS13/NC	I	Receive Positive Data for Framer 13. NC on Four x Three.
J18	RPOS14/NC	I	Receive Positive Data for Framer 14. NC on Four x Three.
A20	RPOS15/NC	I	Receive Positive Data for Framer 15. NC on Four x Three.
A14	RPOS16/NC	I	Receive Positive Data for Framer 16. NC on Four x Three.
C1	RSER1	О	Receive Serial Data from Framer 1.
H3	RSER2	О	Receive Serial Data from Framer 2.
C6	RSER3	0	Receive Serial Data from Framer 3.
C8	RSER4	0	Receive Serial Data from Framer 4.
P1	RSER5	0	Receive Serial Data from Framer 5.
W4	RSER6	0	Receive Serial Data from Framer 6.
T7	RSER7	0	Receive Serial Data from Framer 7.
N4	RSER8	0	Receive Serial Data from Framer 8.
U11	RSER9	0	Receive Serial Data from Framer 9.
Y12	RSER10	0	Receive Serial Data from Framer 10.
V16	RSER11	0	Receive Serial Data from Framer 11.
T16	RSER12	0	Receive Serial Data from Framer 12.
E16	RSER13/NC	0	Receive Serial Data from Framer 13. NC on Four x Three.
F20	RSER14/NC	0	Receive Serial Data from Framer 14. NC on Four x Three.
C16	RSER15/NC	0	Receive Serial Data from Framer 15. NC on Four x Three.
A12	RSER16/NC	O	Receive Serial Data from Framer 16. NC on Four x Three.
D3	RSIG1	O	Receive Signaling Output from Framer 1.
G2	RSIG2	O	Receive Signaling Output from Framer 2.
D4	RSIG3	O	Receive Signaling Output from Framer 3.
D8	RSIG4	0	Receive Signaling Output from Framer 4.
N2	RSIG5	0	Receive Signaling Output from Framer 5.
V4	RSIG6	0	Receive Signaling Output from Framer 6.
V6	RSIG7	0	Receive Signaling Output from Framer 7.
K5	RSIG8	0	Receive Signaling Output from Framer 8.
U10	RSIG9	0	Receive Signaling Output from Framer 9.
Y11	RSIG10	0	Receive Signaling Output from Framer 10.
W19	RSIG11	О	Receive Signaling Output from Framer 11.
U20	RSIG12	О	Receive Signaling Output from Framer 12.
E15	RSIG13/NC	О	Receive Signaling Output from Framer 13. NC on Four x Three.
K19	RSIG14/NC	0	Receive Signaling Output from Framer 14. NC on Four x Three.
C17	RSIG15/NC	0	Receive Signaling Output from Framer 15. NC on Four x Three.
A15	RSIG16/NC	0	Receive Signaling Output from Framer 16. NC on Four x Three.
B1	RSYNC1	I/O	Receive Frame/Multiframe Sync for Framer 1.
Gl	RSYNC2	I/O	Receive Frame/Multiframe Sync for Framer 2.
D6	RSYNC3	I/O	Receive Frame/Multiframe Sync for Framer 3.
A7	RSYNC4	I/O	Receive Frame/Multiframe Sync for Framer 4.
N3	RSYNC5	I/O	Receive Frame/Multiframe Sync for Framer 5.
Y2	RSYNC6	I/O	Receive Frame/Multiframe Sync for Framer 6.
U5	RSYNC7	I/O	Receive Frame/Multiframe Sync for Framer 7.
J4	RSYNC8	I/O	Receive Frame/Multiframe Sync for Framer 8.
T11	RSYNC9	I/O	Receive Frame/Multiframe Sync for Framer 9.
-	•		•

V13	RSYNC10	I/O	Receive Frame/Multiframe Sync for Framer 10.
V15	RSYNC11	I/O	Receive Frame/Multiframe Sync for Framer 11.
P18	RSYNC12	I/O	Receive Frame/Multiframe Sync for Framer 12.
J17	RSYNC13/NC	I/O	Receive Frame/Multiframe Sync for Framer 13. NC on Four x Three.
J19	RSYNC14/NC	I/O	Receive Frame/Multiframe Sync for Framer 14. NC on Four x Three.
B17	RSYNC15/NC	I/O	Receive Frame/Multiframe Sync for Framer 15. NC on Four x Three.
B12	RSYNC16/NC	I/O	Receive Frame/Multiframe Sync for Framer 16. NC on Four x Three.
B5	SYSCLK1	I	System Clock for Framer 1.
E2	SYSCLK1	I	System Clock for Framer 1. System Clock for Framer 2.
E5	SYSCLK3	I	System Clock for Framer 2. System Clock for Framer 3.
B8	SYSCLK4	I	System Clock for Framer 4.
_ В8 М4			
	SYSCLK5	I	System Clock for Framer 5.
T2	SYSCLK6	I	System Clock for Framer 6.
Y5	SYSCLK7	I	System Clock for Framer 7.
W3	SYSCLK8	I	System Clock for Framer 8.
T4	SYSCLK9	I	System Clock for Framer 9.
Y9	SYSCLK10	I	System Clock for Framer 10.
U12	SYSCLK11	I	System Clock for Framer 11.
R17	SYSCLK12	I	System Clock for Framer 12.
E13	SYSCLK13/NC	I	System Clock for Framer 13. NC on Four x Three.
N18	SYSCLK14/NC	I	System Clock for Framer 14. NC on Four x Three.
E20	SYSCLK15/NC	I	System Clock for Framer 15. NC on Four x Three.
C14	SYSCLK16/NC	I	System Clock for Framer 16. NC on Four x Three.
D1	TCLK1	I	Transmit Clock for Framer 1.
H5	TCLK2	I	Transmit Clock for Framer 2.
C5	TCLK3	I	Transmit Clock for Framer 3.
A5	TCLK4	I	Transmit Clock for Framer 4.
R1	TCLK5	I	Transmit Clock for Framer 5.
Y3	TCLK6	I	Transmit Clock for Framer 6.
T6	TCLK7	I	Transmit Clock for Framer 7.
K2	TCLK8	I	Transmit Clock for Framer 8.
U13	TCLK9	I	Transmit Clock for Framer 9.
Y13	TCLK10	I	Transmit Clock for Framer 10.
T18	TCLK11	I	Transmit Clock for Framer 11.
P16	TCLK12	I	Transmit Clock for Framer 12.
K16	TCLK13/NC	I	Transmit Clock for Framer 13. NC on Four x Three.
F19	TCLK14/NC	I	Transmit Clock for Framer 14. NC on Four x Three.
E17	TCLK15/NC	I	Transmit Clock for Framer 15. NC on Four x Three.
C11	TCLK16/NC	I	Transmit Clock for Framer 16. NC on Four x Three.
C3	TNEG1	0	Transmit Negative Data from Framer 1.
J1	TNEG2	0	Transmit Negative Data from Framer 2.
F5	TNEG3	0	Transmit Negative Data from Framer 3.
A10	TNEG4	0	Transmit Negative Data from Framer 4.
Ll	TNEG5	0	Transmit Negative Data from Framer 5.
V2	TNEG6	0	Transmit Negative Data from Framer 5. Transmit Negative Data from Framer 6.
V2 V8	TNEG7	0	Transmit Negative Data from Framer 7.
V8 P5	TNEG8	0	Transmit Negative Data from Framer 7. Transmit Negative Data from Framer 8.
U14	TNEG8	0	Transmit Negative Data from Framer 8. Transmit Negative Data from Framer 9.
V12		0	
W18	TNEG10	0	Transmit Negative Data from Framer 10.
	TNEG11		Transmit Negative Data from Framer 11.
T19	TNEG12	0	Transmit Negative Data from Framer 12.
D11	TNEG13/NC	0	Transmit Negative Data from Framer 13. NC on Four x Three.
K18	TNEG14/NC	0	Transmit Negative Data from Framer 14. NC on Four x Three.
C19	TNEG15/NC	0	Transmit Negative Data from Framer 15. NC on Four x Three.
B15	TNEG16/NC	0	Transmit Negative Data from Framer 16. NC on Four x Three.
В3	TPOS1	0	Transmit Positive Data from Framer 1.
J2	TPOS2	0	Transmit Positive Data from Framer 2.
	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·

J5	TPOS3	0	Transmit Positive Data from Framer 3.
B10	TPOS4	0	Transmit Positive Data from Framer 4.
L2	TPOS5	0	Transmit Positive Data from Framer 5.
W1	TPOS6	0	Transmit Positive Data from Framer 6.
W7	TPOS7	0	Transmit Positive Data from Framer 7.
R3	TPOS8	0	Transmit Positive Data from Framer 8.
T14	TPOS9	0	Transmit Positive Data from Framer 9.
Y10	TPOS10	0	Transmit Positive Data from Framer 10.
V18	TPOS11	0	Transmit Positive Data from Framer 11.
V20	TPOS12	0	Transmit Positive Data from Framer 12.
E12	TPOS13/NC	0	Transmit Positive Data from Framer 13. NC on Four x Three.
N19	TPOS14/NC	0	Transmit Positive Data from Framer 14. NC on Four x Three.
B19	TPOS15/NC	0	Transmit Positive Data from Framer 15. NC on Four x Three.
B14	TPOS16/NC	0	Transmit Positive Data from Framer 16. NC on Four x Three.
B4	TSER1	I	Transmit Serial Data for Framer 1.
El	TSER2	Ī	Transmit Serial Data for Framer 2.
F3	TSER3	Ī	Transmit Serial Data for Framer 3.
D7	TSER4	Ī	Transmit Serial Data for Framer 4.
L5	TSER5	Ī	Transmit Serial Data for Framer 5.
TI	TSER6	ī	Transmit Serial Data for Framer 6.
Y6	TSER7	I	Transmit Serial Data for Framer 7.
T3	TSER8	I	Transmit Serial Data for Framer 8.
M16	TSER9	I	Transmit Serial Data for Framer 9.
W9	TSER10	I	Transmit Serial Data for Framer 10.
W16	TSER11	I	Transmit Serial Data for Framer 11.
W20	TSER12	I	Transmit Serial Data for Framer 12.
D13	TSER13/NC	I	Transmit Serial Data for Framer 13. NC on Four x Three.
F17	TSER14/NC	I	Transmit Serial Data for Framer 14. NC on Four x Three.
D18	TSER15/NC	I	Transmit Serial Data for Framer 15. NC on Four x Three.
A18	TSER16/NC	I	Transmit Serial Data for Framer 16. NC on Four x Three.
C4	TSIG1	I	Transmit Signaling Input for Framer 1.
F1	TSIG2	Ī	Transmit Signaling Input for Framer 2.
G4	TSIG3	Ī	Transmit Signaling Input for Framer 3.
C10	TSIG4	Ī	Transmit Signaling Input for Framer 4.
L3	TSIG5	Ĭ	Transmit Signaling Input for Framer 5.
U2	TSIG6	I	Transmit Signaling Input for Framer 6.
V9	TSIG7	I	Transmit Signaling Input for Framer 7.
R5	TSIG8	I	Transmit Signaling Input for Framer 8.
U15	TSIG9	I	Transmit Signaling Input for Framer 9.
V10	TSIG10	I	Transmit Signaling Input for Framer 10.
U18	TSIG11	I	Transmit Signaling Input for Framer 11.
R18	TSIG12	I	Transmit Signaling Input for Framer 12.
E11	TSIG13/NC	I	Transmit Signaling Input for Framer 12. NC on Four x Three.
P19	TSIG14/NC	I	Transmit Signaling Input for Framer 14. NC on Four x Three.
B20	TSIG15/NC	I	Transmit Signaling Input for Framer 15. NC on Four x Three.
A16	TSIG16/NC	I	Transmit Signaling Input for Framer 15. NC on Four x Three.
A3	TSSYNC1	Ī	Transmit System Sync for Framer 1.
F2	TSSYNC2	Ī	Transmit System Sync for Framer 2.
G5	TSSYNC3	Ī	Transmit System Sync for Framer 3.
E8	TSSYNC4	Ī	Transmit System Sync for Framer 4.
L4	TSSYNC5	Ī	Transmit System Sync for Framer 5.
Ul	TSSYNC6	Ī	Transmit System Sync for Framer 6.
Y7	TSSYNC7	Ī	Transmit System Sync for Framer 7.
R4	TSSYNC8	Ī	Transmit System Sync for Framer 8.
T15	TSSYNC9	Ī	Transmit System Sync for Framer 9.
W8	TSSYNC10	Ī	Transmit System Sync for Framer 10.
Y17	TSSYNC11	Ī	Transmit System Sync for Framer 11.

U19	TSSYNC12	I	Transmit System Sync for Framer 12.
C13	TSSYNC13/NC	I	Transmit System Sync for Framer 13. NC on Four x Three.
R20	TSSYNC14/NC	I	Transmit System Sync for Framer 14. NC on Four x Three.
D20	TSSYNC15/NC	I	Transmit System Sync for Framer 15. NC on Four x Three.
A17	TSSYNC16/NC	I	Transmit System Sync for Framer 16. NC on Four x Three.
E3	TSYNC1	I/O	Transmit Sync for Framer 1.
F4	TSYNC2	I/O	Transmit Sync for Framer 2.
E7	TSYNC3	I/O	Transmit Sync for Framer 3.
A4	TSYNC4	I/O	Transmit Sync for Framer 4.
R2	TSYNC5	I/O	Transmit Sync for Framer 5.
W5	TSYNC6	I/O	Transmit Sync for Framer 6.
T5	TSYNC7	I/O	Transmit Sync for Framer 7.
M5	TSYNC8	I/O	Transmit Sync for Framer 8.
T13	TSYNC9	I/O	Transmit Sync for Framer 9.
W13	TSYNC10	I/O	Transmit Sync for Framer 10.
U16	TSYNC11	I/O	Transmit Sync for Framer 11.
N16	TSYNC12	I/O	Transmit Sync for Framer 12.
J16	TSYNC13/NC	I/O	Transmit Sync for Framer 13. NC on Four x Three.
F18	TSYNC14/NC	I/O	Transmit Sync for Framer 14. NC on Four x Three.
C15	TSYNC15/NC	I/O	Transmit Sync for Framer 15. NC on Four x Three.
D12	TSYNC16/NC	I/O	Transmit Sync for Framer 16. NC on Four x Three.
Y16	WR*	I	Write Input.

3. DS21FF42 (Four x Four) PCB Land Pattern

Figure 3-1

The diagram shown below is the lead pattern that will be placed on the target PCB. This is the same pattern that would be seen as viewed through the MCM from the top.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Α	rpos 1	rclk 1	ts sync	tsyn c	tclk 4	dvss 1	rsyn c	rch blk	rneg 4	tneg 4	dvss 4	rser 16	test	rpos 16	rsig 16	tsig 16	ts sync	tser 16	jtdof	rpos 15
В	rsyn c	rneg 1	tpos 1	tser 1	sys clk	clksi	8 mclk	sys clk	rclk 4	tpos 4	dvdd 4	rsyn c	rneg 16	tpos 16	Ineg 16	rch blk	16 rsyn c	rch blk	tpos 15	tsig 15
С	1 rser	rch	tneg	tsig	1 tclk	rser	dvdd	4 rser4	rpos	tsig	telk	16 rclk	ls	sys	tsyn	16 rser	15 rsig	15 rclk	Ineg	rneg
	1 tclk	blk 1 dvdd	1	1	3 dvss	3	1	and a f	4	4	16	16	sync 13	clk 16	c 15	15 rch	15 dvdd	15 Iser	15 dvss	15
D	1	1	rsig 1	rsig 3	1	rsyn c 3	tser 4	rsig4	rneg 3	relk 3	tneg 13	tsyn c 16	tser 13	rclk 13	rpos 13	blk 13	4	15	4	ts sync 15
Е	tser 2	sys clk 2	tsyn c 1	dvdd 1	sys clk 3	rch blk 3	tsyn c 3	ts sync 4	dvss 1	jtdi	tsig 13	tpos 13	sys clk 13	rneg 13	rsig 13	rser 13	telk 15	rd*	cs4°	sys clk 15
F	tsig 2	ts sync	tser 3	tsyn c	tneg 3											dvdd 4	Iser 14	tsyn c 14	tclk 14	rser 14
G	rsyn c 2	rsig 2	rch blk 2	tsig 3	ts sync 3											int*	A6	A4	A2	A0
Н	rpos 2	rneg 2	rser 2	rpos 3	tclk 2											jtms	A7	A5	A3	A1
J	tneg 2	tpos 2	rclk 8	rsyn c 8	tpos 3											tsyn c 13	rsyn c 13	rpos 14	rsyn c 14	dvss 4
K	rclk 2	tclk 8	dvdd 2	dvss 2	rsig 8											telk 13	jtrst*	Ineg 14	rsig 14	rch blk 14
L	tneg 5	tpos 5	tsig 5	ts sync	tser 5											dvdd 3	D6	D4	D2	D0
М	rpos 5	rneg 5	relk 5	sys clk 5	tsyn c 8											tser 9	E8	DS	DB	DI
N	rch blk	rsig 5	rsyn c	rser 8	rch blk 8											tsyn c 12	relk 12	sys clk 14	tpos 14	rneg 14
Р	rser 5	dvdd 2	rneg 8	rpos 8	tneg 8											telk 12	mux	rsyn c 12	tsig 14	rclk 14
R	telk 5	tsyn c	tpos 8	ts sync 8	tsig 8											dvss 3	sys clk 12	tsig 12	rpos 12	ts sync 14
Т	tser 6	sys clk 6	tser 8	sys clk	tsyn c 7	telk 7	rser 7	cs1*	rclk 9	rpos 9	rsyn c	dvdd 3	tsyn c	tpos 9	ts sync	rser 12	jldot	tclk 11	tneg 12	rneg 12
U	ts sync 6	tsig 6	dvss 2	dvss 3	rsyn c	rch blk 7	dvdd 2	dvss 2	rneg 9	rsig 9	rser 9	sys clk 11	tclk 9	Ineg 9	tsig 9	tsyn c 11	rch blk 12	tsig 11	tssy nc 12	rsig 12
V	rclk 6	tneg 6	rneg 6	rsig 6	rpos 7	rsig 7	rneg 7	tneg 7	tsig 7	tsig 10	rpos 10	tneg 10	rsyn c 10	jtclk	rsyn c 11	rser 11	rch blk 11	tpos 11	dvdd 3	tpos 12
W	tpos 6	rpos 6	sys clk	rser 6	tsyn c	rclk 7	tpos 7	ts sync	tser 10	rclk 10	rneg 10	rch blk 10	Isyn c 10	fs1	bts	tser 11	rneg 11	tneg 11	rsig 11	tser 12
Υ	rch blk 6	rsyn c 6	tcik 6	cs2*	sys clk 7	tser 7	ts sync	rch blk 9	sys clk 10	tpos 10	rsig 10	rser 10	tclk 10	fs0	cs3*	w*	ts sync 11	rclk 11	rpos 11	dvss 3

4. DS21FT42 (Four x Three) PCB Land Pattern

Figure 4-1

The diagram shown below is the lead pattern that will be placed on the target PCB. This is the same pattern that would be seen as viewed through the MCM from the top.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Α	rpos 1	relk 1	ts sync 1	tsyn c 4	telk 4	dvss 1	rsyn c 4	rch blk 4	rneg 4	tneg 4	nc	nc	test	ns	ns	nc	nc	nc	nc	nc
В	rsyn c 1	rneg 1	tpos 1	tser 1	sys clk 1	clksi	8 mclk	sys clk 4	rclk 4	tpos 4	nc	nc	nc	nc	nc	nc	nc	nc	nc	nc
С	rser 1	rch blk 1	tneg 1	tsig 1	tclk 3	rser 3	dvdd 1	rser4	rpos 4	tsig 4	nc	nc	nc	nc	ns	nc	nc	nc	nc	nc
D	telk 1	dvdd 1	rsig 1	rsig 3	dvss 1	rsyn c 3	tser 4	rsig4	rneg 3	rclk 3	nc	nc	nc	nc	nc	nc	nc	nc	nc	nc
Е	tser 2	sys clk 2	tsyn c 1	dvdd 1	sys clk 3	rch blk 3	tsyn c 3	ts sync 4	dvss 1	jtdi	nc	nc	nc	nc	nc	nc	nc	rd"	nc	nc
F	tsig 2	ts sync 2	tser 3	tsyn c 2	tneg 3											nc	nc	nc	nc	nc
G	rsyn c 2	rsig 2	rch blk 2	tsig 3	ts sync 3											int*	A6	Α4	A2	AO
Н	rpos 2	rneg 2	rser 2	rpos 3	tclk 2											jtms	A7	A5	A3	A1
J	tneg 2	tpos 2	rcik 8	rsyn c 8	tpos 3											nc	nc	nc	nc	nc
K	relk 2	telk 8	dvdd 2	dvss 2	rsig 8											nc	jtrst*	nc	nc	nc
L	tneg 5	tpos 5	tsig 5	ts sync 5	tser 5											dvdd 3	D6	D4	D2	D0
М	rpos 5	rneg 5	rclk 5	sys clk 5	tsyn c 8											tser 9	DF	DE	D8	DI
N	rch blk 5	rsig 5	rsyn c 5	rser 8	rch blk 8											tsyn c 12	rclk 12	nc	nc	nc
Р	rser 5	dvdd 2	rneg 8	rpos 8	tneg 8											telk 12	mux	rsyn c 12	nc	nc
R	tclk 5	tsyn c 5	tpos 8	ts sync 8	tsig 8											dvss 3	sys clk 12	tsig 12	rpos 12	nc
Т	tser 6	sys clk 6	tser 8	sys clk 9	tsyn c 7	telk 7	rser 7	cs1°	rclk 9	rpos 9	rsyn c 9	dvdd 3	tsyn c 9	tpos 9	ts sync 9	rser 12	jtdot	telk 11	tneg 12	rneg 12
U	ts sync 6	tsig 6	dvss 2	dvss 3	rsyn c 7	rch blk 7	dvdd 2	dvss 2	rneg 9	rsig 9	rser 9	sys clk 11	tclk 9	tneg 9	tsig 9	tsyn c 11	rch blk 12	tsig 11	nc 12	rsig 12
V	rclk 6	tneg 6	rneg 6	rsig 6	rpos 7	rsig 7	rneg 7	tneg 7	tsig 7	tsig 10	rpos 10	Ineg 10	rsyn c 10	jtelk	rsyn c 11	rser 11	rch blk 11	tpos 11	dvdd 3	tpos 12
W	tpos 6	rpos 6	sys clk 8	rser 6	tsyn c 6	rclk 7	tpos 7	ts sync 10	tser 10	relk 10	rneg 10	rch blk 10	tsyn c 10	fs1	bts	tser 11	rneg 11	tneg 11	rsig 11	tser 12
Υ	rch blk 6	rsyn c 6	tclk 6	cs2*	sys clk 7	tser 7	ts sync 7	rch blk 9	sys clk 10	tpos 10	rsig 10	rser 10	telk 10	fs0	cs3*	w*	ts sync 11	relk 11	rpos 11	dvss 3


5. DS21Q42 FEATURES

- Four T1 DS1/ISDN-PRI/J1 framing transceivers
- · All four framers are fully independent
- Each of the four framers contain dual two-frame elastic store slip buffers that can connect to asynchronous backplanes up to 8.192 MHz
- 8-bit parallel control port that can be used directly on either multiplexed or non multiplexed buses (Intel or Motorola)
- Programmable output clocks for Fractional T1
- Fully independent transmit and receive functionality
- Integral HDLC controller with 64-byte buffers. Configurable for FDL or DS0 operation
- Generates and detects in-band loop codes from 1 to 8 bits in length including CSU loop codes
- Pin compatible with DS21Q44 E1 Enhanced Quad E1 Framer
- 3.3V supply with 5V tolerant I/O; low power CMOS
- Available in 128-pin TQFP package
- IEEE 1149.1 support

DESCRIPTION

The DS21Q42 is an enhanced version of the DS21Q41B Quad T1 Framer. The DS21Q42 contains four framers that are configured and read through a common microprocessor compatible parallel port. Each framer consists of a receive framer, receive elastic store,

FUNCTIONAL DIAGRAM



transmit formatter and transmit elastic store. All four framers in the DS21Q42 are totally independent, they do not share a common framing synchronizer. Also the transmit and receive sides of each framer are totally independent. The dual two-frame elastic stores contained in each of the four framers can be independently enabled and disabled as required. The device fully meets all of the latest T1 specifications including ANSI T1.403–1995, ANSI T1.231–1993, AT&T TR 62411 (12–90), AT&T TR54016, and ITU G.704 and G.706

6. DS21Q42 INTRODUCTION

The DS21Q42 is a superset version of the popular DS21Q41 Quad T1 framer offering the new features listed below. All of the original features of the DS21Q41 have been retained and software created for the original device is transferable to the DS21Q42. Setting the Framer Mode Select (FMS) pin to a logic 1 allows the DS21Q42 to be used as a replacement for the DS21Q41 allowing an existing design to use most of the new features. FMS is tied to ground for the DS21FF42/DS21FT42.

New Features

- · Additional hardware signaling capability including:
 - Receive signaling re-insertion to a backplane multiframe sync
 - Availability of signaling in a separate PCM data stream
 - Signaling freezing
 - Interrupt generated on change of signaling data
- Full HDLC controller with 64-byte buffers in both transmit and receive paths.

Configurable for FDL or DS0 access

- Per-channel code insertion in both transmit and receive paths
- Ability to monitor one DS0 channel in both the transmit and receive paths
- RCL, RLOS, RRA, and RAIS alarms now interrupt on change of state
- Detects AIS-CI
- 8.192 MHz clock synthesizer
- Per-channel loopback
- Ability to calculate and check CRC6 according to the Japanese standard
- \bullet Ability to pass the F–Bit position through the elastic stores in the 2.048 MHz backplane mode
- IEEE 1149.1 support

Features

- Four T1 DS1/ISDN-PRI/J1 framing transceivers
- All four framers are fully independent

- Frames to D4, ESF, and SLC-96 R formats
- Each of the four framers contain dual two-frame elastic store slip buffers that can connect to asynchronous backplanes up to 8.192 MHz
- 8-bit parallel control port that can be used directly on either multiplexed or non-multiplexed buses (Intel or Motorola)
- · Extracts and inserts robbed bit signaling
- Detects and generates yellow (RAI) and blue (AIS) alarms
- Programmable output clocks for Fractional T1
- · Fully independent transmit and receive functionality
- Generates and detects in-band loop codes from 1 to 8 bits in length including CSU loop codes
- Contains ANSI one's density monitor and enforcer
- Large path and line error counters including BPV, CV, CRC6, and framing bit errors
- Pin compatible with DS21Q44 E1 Enhanced Quad E1 Framer
- 3.3V supply with 5V tolerant I/O; low power CMOS
- Available in 128-pin TQFP package

Functional Description

The receive side framer locates D4 (SLC–96) or ESF multiframe boundaries as well as detects incoming alarms including, carrier loss, loss of synchronization, blue (AIS) and yellow alarms. If needed, the receive side elastic store can be enabled in order to absorb the phase and frequency differences between the recovered T1 data stream and an asynchronous backplane clock which is provided at the RSYSCLK input. The clock applied at the RSYSCLK input can be either a 2.048 MHz clock or a 1.544 MHz clock. The RSYSCLK can be a burst clock with speeds up to 8.192 MHz.

The transmit side of the DS21Q42 is totally independent from the receive side in both the clock requirements and characteristics. Data off of a backplane can be passed through a transmit side elastic store if necessary. The transmit formatter will provide the necessary frame/multiframe data overhead for T1 transmission.

Reader's Note: This data sheet assumes a particular nomenclature of the T1 operating environment. In each 125 us frame, there are 24 eight–bit channels plus a framing bit. It is assumed that the framing bit is sent first followed by channel 1. Each channel is made up of eight bits which are numbered 1 to 8. Bit number 1 is the MSB and is transmitted first. Bit number 8 is the LSB and is transmitted last. Throughout this data sheet, the following abbreviations will be used:


D4 Superframe (12 frames per multiframe) Multiframe Structure
SLC-96 Subscriber Loop Carrier – 96 Channels (SLC-96 is an AT&T registered trademark)

ESF

Extended Superframe (24 frames per multiframe) Multiframe Structure
Bipolar with 8 Zero Substitution
Cyclical Redundancy Check
Terminal Framing Pattern in D4
Signaling Framing Pattern in D4
Framing Pattern in ESF
Multiframe
Bit Oriented Code
High Level Data Link Control
Facility Data Link B8ZS CRC Ft Fs FPS MF BOC

HDLC FDL

DS21Q42 ENHANCED QUAD T1 FRAMER Figure 6-1



Alternate pin functions. Consult data sheet for restrictions.

7. DS21Q42 PIN FUNCTION DESCRIPTION

This section describes the signals on the DS21Q42 die. Signals which are not bonded out or have limited functionality in the DS21FT42 and DS21FF42 are noted in italics.

TRANSMIT SIDE PINS

Signal Name: TCLK
Signal Description: Transmit Clock

Signal Type: Input

A 1.544 MHz primary clock. Used to clock data through the transmit side formatter.

Signal Name: TSER

Signal Description: Transmit Serial Data

Signal Type: Input

Transmit NRZ serial data. Sampled on the falling edge of TCLK when the transmit side elastic store is disabled. Sampled on the falling edge of TSYSCLK when the transmit side elastic store is enabled.

Signal Name: TCHCLK

Signal Description: Transmit Channel Clock

Signal Type: Output

A 192 KHz clock which pulses high during the LSB of each channel. Synchronous with TCLK when the transmit side elastic store is disabled. Synchronous with TSYSCLK when the transmit side elastic store is enabled. Useful for parallel to serial conversion of channel data. This function is available when FMS = 1 (DS21Q41 emulation). This signal is not bonded out in the DS21FF42/DS21FT42.

Signal Name: TCHBLK

Signal Description: Transmit Channel Block

Signal Type: Output

A user programmable output that can be forced high or low during any of the 24 T1 channels. Synchronous with TCLK when the transmit side elastic store is disabled. Synchronous with TSYSCLK when the transmit side elastic store is enabled. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all T1 channels are used such as Fractional T1, 384 Kbps service, 768 Kbps or ISDN–PRI . Also useful for locating individual channels in drop–and–insert applications, for external per–channel loopback, and for per–channel conditioning. See Section 16 for details. *This signal is not bonded out in the DS21FF42/DS21FT42*.

Signal Name: TSYSCLK

Signal Description: Transmit System Clock

Signal Type: Input

1.544 MHz or 2.048 MHz clock. Only used when the transmit side elastic store function is enabled. Should be tied low in applications that do not use the transmit side elastic store. Can be burst at rates up to 8.192 MHz. *This pin is tied to the RSYSCLK signal in the DS21FF42/DS21FT42*.

Signal Name: TLCLK

Signal Description: Transmit Link Clock

Signal Type: Output

4 KHz or 2 KHz (ZBTSI) demand clock for the TLINK input. See Section 19 for details. This signal is not bonded out in the DS21FF42/DS21FT42.

Signal Name: TLINK

Signal Description: Transmit Link Data

Signal Type: Input

If enabled via TCR1.2, this pin will be sampled on the falling edge of TCLK for data insertion into either the FDL stream (ESF) or the Fs-bit position (D4) or the Z-bit position (ZBTSI). See Section 19 for details. *This signal is not bonded out in the DS21FF42/DS21FT42*.

Signal Name: TSYNC
Signal Description: Transmit Sync
Signal Type: Input /Output

A pulse at this pin will establish either frame or multiframe boundaries for the transmit side. Via TCR2.2, the DS21Q42 can be programmed to output either a frame or multiframe pulse at this pin. If this pin is set to output pulses at frame boundaries, it can also be set via TCR2.4 to output double—wide pulses at signaling frames. See Section 24 for details.

Signal Name: TSSYNC

Signal Description: Transmit System Sync

Signal Type: Input

Only used when the transmit side elastic store is enabled. A pulse at this pin will establish either frame or multiframe boundaries for the transmit side. Should be tied low in applications that do not use the transmit side elastic store.

Signal Name: TSIG

Signal Description: Transmit Signaling Input

Signal Type: Input

When enabled, this input will sample signaling bits for insertion into outgoing PCM T1 data stream. Sampled on the falling edge of TCLK when the transmit side elastic store is disabled. Sampled on the falling edge of TSYSCLK when the transmit side elastic store is enabled. This function is available when FMS = 0. FMS is tied to ground for the DS21FF42/DS21FT42.

Signal Name: TPOS

Signal Description: Transmit Positive Data Output

Signal Type: Output

Updated on the rising edge of TCLK with the bipolar data out of the transmit side formatter. Can be programmed to source NRZ data via the Output Data Format (CCR1.6) control bit.

Signal Name: TNEG

Signal Description: Transmit Negative Data Output

Signal Type: Output

Updated on the rising edge of TCLK with the bipolar data out of the transmit side formatter.

RECEIVE SIDE PINS

Signal Name: RLINK

Signal Description: Receive Link Data

Signal Type: Output

Updated with either FDL data (ESF) or Fs bits (D4) or Z bits (ZBTSI) one RCLK before the start of a frame. See Section 24 for details. *This signal is not bonded out in the DS21FF42/DS21FT42*.

Signal Name: RLCLK

Signal Description: Receive Link Clock

Signal Type: Output

A 4 KHz or 2 KHz (ZBTSI) clock for the RLINK output. This signal is not bonded out in

the DS21FF42/DS21FT42.

Signal Name: RCHCLK

Signal Description: Receive Channel Clock

Signal Type: Output

A 192 KHz clock which pulses high during the LSB of each channel. Synchronous with RCLK when the receive side elastic store is disabled. Synchronous with RSYSCLK when the receive side elastic store is enabled. Useful for parallel to serial conversion of channel data. This function is available when FMS = 1 (DS21Q41 emulation). *This signal is not bonded out in the DS21FF42/DS21FT42*.

Signal Name: RCHBLK

Signal Description: Receive Channel Block

Signal Type: Output

A user programmable output that can be forced high or low during any of the 24 T1 channels. Synchronous with RCLK when the receive side elastic store is disabled. Synchronous with RSYSCLK when the receive side elastic store is enabled. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all T1 channels are used such as Fractional T1, 384K bps service, 768K bps, or ISDN-PRI. Also useful for locating individual channels in drop-and-insert applications, for external perchannel loopback, and for per-channel conditioning. See Section 16 for details.

Signal Name: RSER

Signal Description: Receive Serial Data

Signal Type: Output

Received NRZ serial data. Updated on rising edges of RCLK when the receive side elastic store is disabled. Updated on the rising edges of RSYSCLK when the receive side elastic store is enabled.

Signal Name: RSYNC
Signal Description: Receive Sync
Signal Type: Input /Output

An extracted pulse, one RCLK wide, is output at this pin which identifies either frame (RCR2.4 = 0) or multiframe (RCR2.4 = 1) boundaries. If set to output frame boundaries then via RCR2.5, RSYNC can also be set to output double–wide pulses on signaling frames. If the receive side elastic store is enabled via CCR1.2, then this pin can be enabled to be an input via RCR2.3 at which a frame or multiframe boundary pulse is applied. See Section 24 for details.

Signal Name: RFSYNC

Signal Description: Receive Frame Sync

Signal Type: Output

An extracted 8 KHz pulse, one RCLK wide, is output at this pin which identifies frame boundaries. *This signal is not bonded out in the DS21FF42/DS21FT42*.

Signal Name: RMSYNC

Signal Description: Receive Multiframe Sync

Signal Type: Output

An extracted pulse, one RSYSCLK wide, is output at this pin which identifies multiframe boundaries. If the receive side elastic store is disabled, then this output will output multiframe boundaries associated with RCLK. This function is available when FMS = 1 (DS21Q41 emulation). *This signal is not bonded out in the DS21FF42/DS21FT42*.

Signal Name: RSYSCLK

Signal Description: Receive System Clock

Signal Type: Input

1.544 MHz or 2.048 MHz clock. Only used when the elastic store function is enabled. Should be tied low in applications that do not use the elastic store. Can be burst at rates up to 8.192 MHz. *This pin is tied to the TSYSCLK signal in the DS21FF42/DS21FT42*.

Signal Name: RSIG

Signal Description: Receive Signaling Output

Signal Type: Output

Outputs signaling bits in a PCM format. Updated on rising edges of RCLK when the receive side elastic store is disabled. Updated on the rising edges of RSYSCLK when the receive side elastic store is enabled. This function is available when FMS = 0. FMS is tied to ground for the DS21FF42/DS21FT42.

Signal Name: RLOS/LOTC

Signal Description: Receive Loss of Sync / Loss of Transmit Clock

Signal Type: Output

A dual function output that is controlled by the CCR3.5 control bit. This pin can be programmed to either toggle high when the synchronizer is searching for the frame and multiframe or to toggle high if the TCLK pin has not been toggled for 5 usec. This function is available when FMS = 1 (DS21Q41 emulation). This signal is not bonded out in the DS21FF42/DS21FT42.

Signal Name: CLKSI

Signal Description: 8 MHz Clock Reference

Signal Type: Input

A 1.544 MHz reference clock used in the generation of 8MCLK. This function is available

when FMS = 0. FMS is tied to ground for the DS21FF42/DS21FT42.

Signal Name: 8MCLK
Signal Description: 8 MHz Clock
Signal Type: Output

A 8.192 MHz output clock that is referenced to the clock that is input at the CLKSI pin.

This function is available when FMS = 0. FMS is tied to ground for the

DS21FF42/DS21FT42.

Signal Name: RPOS

Signal Description: Receive Positive Data Input

Signal Type: Input

Sampled on the falling edge of RCLK for data to be clocked through the receive side framer. RPOS and RNEG can be tied together for an NRZ interface. Connecting RPOS to RNEG disables the bipolar violation monitoring circuitry.

RNEG Signal Name:

Signal Description: Receive Negative Data Input

Signal Type: Input

Sampled on the falling edge of RCLK for data to be clocked through the receive side framer. RPOS and RNEG can be tied together for an NRZ interface. Connecting RPOS to RNEG disables the bipolar violation monitoring circuitry.

Signal Name: **RCLK**

Signal Description: **Receive Clock Input**

Signal Type: Input

Clock used to clock data through the receive side framer.

PARALLEL CONTROL PORT PINS

INT* Signal Name: Signal Description: Interrupt Signal Type: Output

Flags host controller during conditions and change of conditions defined in the Status Registers 1 and 2 and the HDLC Status Register. Active low, open drain output.

Signal Name: **FMS**

Signal Description: Framer Mode Select

Signal Type:

Input Set low to select DS21Q42 feature set. Set high to select DS21Q41 emulation. FMS is tied

to ground for the DS21FF42/DS21FT42.

Signal Name: MUX

Signal Description: **Bus Operation**

Signal Type: Input

Set low to select non-multiplexed bus operation. Set high to select multiplexed bus

operation.

Signal Name: D0 to D7/ AD0 to AD7 Signal Description: Data Bus or Address/Data Bus

Signal Type: Input /Output

In non-multiplexed bus operation (MUX = 0), serves as the data bus. In multiplexed bus

operation (MUX = 1), serves as a 8-bit multiplexed address / data bus.

Signal Name: A0 to A5, A7
Signal Description: Address Bus
Signal Type: Input

In non–multiplexed bus operation (MUX=0), serves as the address bus. In multiplexed bus operation (MUX=1), these pins are not used and should be tied low.

Signal Name: ALE(AS)/A6

Signal Description: A6 or Address Latch Enable (Address Strobe)

Signal Type: Input

In non-multiplexed bus operation (MUX = 0), serves as address bit 6. In multiplexed bus operation (MUX = 1), serves to demultiplex the bus on a positive-going edge.

Signal Name: BTS

Signal Description: Bus Type Select

Signal Type: Input

Strap high to select Motorola bus timing; strap low to select Intel bus timing. This pin controls the function of the RD*(DS*), ALE(AS), and WR*(R/W*) pins. If BTS = 1, then these pins assume the function listed in parenthesis ().

Signal Name: RD*(DS*)

Signal Description: Read Input (Data Strobe)

Signal Type: Input

RD* and DS* are active low signals. Note: DS is active high when MUX=1. Refer to bus

timing diagrams in section 25.

Signal Name: FS0 AND FS1
Signal Description: Framer Selects

Signal Type: Input

Selects which of the four framers to be accessed.

Signal Name: CS*
Signal Description: Chip Select
Signal Type: Input

Must be low to read or write to the device. CS* is an active low signal.

Signal Name: WR*(R/W*)

Signal Description: Write Input(Read/Write)

Signal Type: **Input** WR* is an active low signal.

TEST ACCESS PORT PINS

Signal Name: TEST

Signal Description: 3-State Control

Signal Type:

Set high to 3-state all output and I/O pins (including the parallel control port) when FMS = 1 or when FMS = 0 and JTRST* is tied low. Set low for normal operation. Ignored when FMS = 0 and JTRST* = 1. Useful in board level testing. FMS is tied to ground for the DS21FF42/DS21FT42.

Signal Name: JTRST*

Signal Description: IEEE 1149.1 Test Reset

Signal Type: Input

This signal is used to asynchronously reset the test access port controller. At power up, JTRST* must be set low and then high. This action will set the device into the DEVICE ID mode allowing normal device operation. If boundary scan is not used and FMS = 0, this pin should be held low. This function is available when FMS = 0. When FMS=1, this pin is held LOW internally. This pin is pulled up internally by a 10K ohm resistor. FMS is tied to ground for the DS21FF42/DS21FT42.

Signal Name: JTMS

Signal Description: **IEEE 1149.1 Test Mode Select**

Signal Type: Input

This pin is sampled on the rising edge of JTCLK and is used to place the test port into the various defined IEEE 1149.1 states. This pin is pulled up internally by a 10K ohm resistor. If not used, this pin should be left unconnected. This function is available when FMS = 0. FMS is tied to ground for the DS21FF42/DS21FT42.

Signal Name: **JTCLK**

IEEE 1149.1 Test Clock Signal Signal Description:

Signal Type:

Input This signal is used to shift data into JTDI pin on the rising edge and out of JTDO pin on the falling edge. If not used, this pin should be connected to VSS. This function is available

when FMS = 0. FMS is tied to ground for the DS21FF42/DS21FT42.

ITDI Signal Name:

Signal Description: **IEEE 1149.1 Test Data Input**

Signal Type: Input

Test instructions and data are clocked into this pin on the rising edge of JTCLK. This pin is pulled up internally by a 10K ohm resistor. If not used, this pin should be left unconnected. This function is available when FMS = 0. FMS is tied to ground for the DS21FF42/DS21FT42.

Signal Name: JTDO

IEEE 1149.1 Test Data Output Signal Description:

Signal Type: Output

Test instructions and data are clocked out of this pin on the falling edge of JTCLK. If not used, this pin should be left unconnected. This function is available when FMS = 0. FMS is tied to ground for the DS21FF42/DS21FT42.

SUPPLY PINS

Signal Name: VDD

Signal Description: Positive Supply

Signal Type: Supply

2.97 to 3.63 volts.

Signal Name: VSS

Signal Description: Signal Ground Supply

Supply

0.0 volts.

8. DS21Q42 REGISTER MAP

Register Map Sorted by Address Table 8-1

ADDRESS	R/W	REGISTER NAME	REGISTER ABBREVIATION
00	R/W	HDLC Control	HCR
01	R/W	HDLC Status	HSR
02	R/W	HDLC Interrupt Mask	HIMR
03	R/W	Receive HDLC Information	RHIR
04	R/W	Receive Bit Oriented Code	RBOC
05	R	Receive HDLC FIFO	RHFR
06	R/W	Transmit HDLC Information	THIR
07	R/W	Transmit Bit Oriented Code	TBOC
08	W	Transmit HDLC FIFO	THFR
09	_	Not used	(set to 00H)
0A	R/W	Common Control 7	CCR7
0B	_	Not used	(set to 00H)
0C	_	Not used	(set to 00H)
0D	_	Not used	(set to 00H)
0E	_	Not used	(set to 00H)
0F	R	Device ID	IDR
10	R/W	Receive Information 3	RIR3
11	R/W	Common Control 4	CCR4
12	R/W	In-Band Code Control	IBCC
13	R/W	Transmit Code Definition	TCD
14	R/W	Receive Up Code Definition	RUPCD
15	R/W	Receive Down Code Definition	RDNCD
16	R/W	Transmit Channel Control 1	TCC1
17	R/W	Transmit Channel Control 2	TCC2
18	R/W	Transmit Channel Control 3	TCC3
19	R/W	Common Control 5	CCR5
1A	R	Transmit DS0 Monitor	TDS0M
1B	R/W	Receive Channel Control 1	RCC1
1C	R/W	Receive Channel Control 2	RCC2
1D	R/W	Receive Channel Control 3	RCC3
1E	R/W	Common Control 6	CCR6
1F	R	Receive DS0 Monitor	RDS0M
20	R/W	Status 1	SR1
21	R/W	Status 2	SR2
22	R/W	Receive Information 1	RIR1
23	R	Line Code Violation Count 1	LCVCR1
24	R	Line Code Violation Count 2	CVCR2
25	R	Path Code Violation Count 1	PCVCR1
26	R	Path Code violation Count 2	PCVCR2

27	R	Multiframe Out of Sync Count 2	MOSCR2
28	R	Receive FDL Register	RFDL
29	R/W	Receive FDL Match 1	RMTCH1
2A	R/W	Receive FDL Match 2	RMTCH2
2B	R/W	Receive Control 1	RCR1
2C	R/W	Receive Control 2	RCR2
2D	R/W	Receive Mark 1	RMR1
2E	R/W	Receive Mark 2	RMR2
2F	R/W	Receive Mark 3	RMR3
30	R/W	Common Control 3	CCR3
31	R/W	Receive Information 2	RIR2
32	R/W	Transmit Channel Blocking 1	TCBR1
33	R/W	Transmit Channel blocking 2	TCBR2
34	R/W	Transmit Channel Blocking 3	TCBR3
35	R/W	Transmit Control 1	TCR1
36	R/W	Transmit Control 2	TCR2
37	R/W	Common Control 1	CCR1
38	R/W	Common Control 2	CCR2
39	R/W	Transmit Transparency 1	TTR1
3A	R/W	Transmit Transparency 2	TTR2
3B	R/W	Transmit Transparency 3	TTR3
3C	R/W	Transmit Idle 1	TIR1
3D	R/W	Transmit Idle 2	TIR2
3E	R/W	Transmit Idle 3	TIR3
3F	R/W	Transmit Idle Definition	TIDR
40	R/W	Transmit Channel 9	TC9
41	R/W	Transmit Channel 10	TC10
42	R/W	Transmit Channel 11	TC11
43	R/W	Transmit Channel 12	TC12
44	R/W	Transmit Channel 13	TC13
45	R/W	Transmit Channel 14	TC14
46	R/W	Transmit Channel 15	TC15
47	R/W	Transmit Channel 16	TC16
48	R/W	Transmit Channel 17	TC17
49	R/W	Transmit Channel 18	TC18
4A	R/W	Transmit Channel 19	TC19
4B	R/W	Transmit Channel 20	TC20
4C	R/W	Transmit Channel 21	TC21
4D	R/W	Transmit Channel 22	TC22
4E	R/W	Transmit Channel 23	TC23
4F	R/W	Transmit Channel 24	TC24
50	R/W	Transmit Channel 1	TC1
51	R/W	Transmit Channel 2	TC2
52	R/W	Transmit Channel 3	TC3
53	R/W	Transmit Channel 4	TC4
54	R/W	Transmit Channel 5	TC5
55	R/W	Transmit Channel 6	TC6

56	R/W	Transmit Channel 7	TC7
57	R/W	Transmit Channel 8	TC8
58	R/W	Receive Channel 17	RC17
59	R/W	Receive Channel 18	RC18
5A	R/W	Receive Channel 19	RC19
5B	R/W	Receive Channel 20	RC20
5C	R/W	Receive Channel 21	RC21
5D	R/W	Receive Channel 22	RC22
5E	R/W	Receive Channel 23	RC23
5F	R/W	Receive Channel 24	RC24
60	R	Receive Signaling 1	RS1
61	R	Receive Signaling 2	RS2
62	R	Receive Signaling 3	RS3
63	R	Receive Signaling 4	RS4
64	R	Receive Signaling 5	RS5
65	R	Receive Signaling 6	RS6
66	R	Receive Signaling 7	RS7
67	R	Receive Signaling 8	RS8
68	R	Receive Signaling 9	RS9
69	R	Receive Signaling 10	RS10
6A	R	Receive Signaling 11	RS11
6B	R	Receive Signaling 12	RS12
6C	R/W	Receive Channel Blocking 1	RCBR1
6D	R/W	Receive Channel Blocking 2	RCBR2
6E	R/W	Receive Channel Blocking 3	RCBR3
6F	R/W	Interrupt Mask 2	IMR2
70	R/W	Transmit Signaling 1	TS1
71	R/W	Transmit Signaling 2	TS2
72	R/W	Transmit Signaling 3	TS3
73	R/W	Transmit Signaling 4	TS4
74	R/W	Transmit Signaling 5	TS5
75	R/W	Transmit Signaling 6	TS6
76	R/W	Transmit Signaling 7	TS7
77	R/W	Transmit Signaling 8	TS8
78	R/W	Transmit Signaling 9	TS9
79	R/W	Transmit Signaling 10	TS10
7A	R/W	Transmit Signaling 11	TS11
7B	R/W	Transmit Signaling 12	TS12
7C	-	Not used	(set to 00H)
7D	R/W	Test 1	TEST1 (set to 00h)
7E	R/W	Transmit FDL Register	TFDL
7F	R/W	Interrupt Mask Register 1	IMR1
80	R/W	Receive Channel 1	RC1
81	R/W	Receive Channel 2	RC2
82	R/W	Receive Channel 3	RC3
83	R/W	Receive Channel 4	RC4
84	R/W	Receive Channel 5	RC5

85	R/W	Receive Channel 6	RC6
86	R/W	Receive Channel 7	RC7
87	R/W	Receive Channel 8	RC8
88	R/W	Receive Channel 9	RC9
89	R/W	Receive Channel 10	RC10
8A	R/W	Receive Channel 11	RC11
8B	R/W	Receive Channel 12	RC12
8C	R/W	Receive Channel 13	RC13
8D	R/W	Receive Channel 14	RC14
8E	R/W	Receive Channel 15	RC15
8F	R/W	Receive Channel 16	RC16
90	R/W	Receive HDLC DS0 Control Register 1	RDC1
91	R/W	Receive HDLC DS0 Control Register 2	RDC2
92	R/W	Transmit HDLC DS0 Control Register 1	TDC1
93	R/W	Transmit HDLC DS0 Control Register 2	TDC2
94	R/W	Interleave Bus Operation Register	IBO
95	-	Not used	(set to 00H)
96	R/W	Test 2	TEST2 (set to 00h)
97	-	Not used	(set to 00H)
98	-	Not used	(set to 00H)
99	-	Not used	(set to 00H)
9A	-	Not used	(set to 00H)
9B	_	Not used	(set to 00H)
9C	_	Not used	(set to 00H)
9D	_	Not used	(set to 00H)
9E	_	Not used	(set to 00H)
9F	-	Not used	(set to 00H)

- NOTES:

 1. Test Registers 1 and 2 are used only by the factory; these registers must be cleared (set to all zeros) on power– up initialization to insure proper operation.

 2. Register banks AxH, BxH, CxH, DxH, ExH, and FxH are not accessible.

9. PARALLEL PORT

The DS21Q42 is controlled via either a nonmultiplexed (MUX = 0) or a multiplexed (MUX = 1) bus by an external microcontroller or microprocessor. The DS21Q42 can operate with either Intel or Motorola bus timing configurations. If the BTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parenthesis (). See the timing diagrams in the A.C. Electrical Characteristics in Section 25 for more details.

10. CONTROL, ID AND TEST REGISTERS

The operation of each framer within the DS21Q42 is configured via a set of eleven control registers. Typically, the control registers are only accessed when the system is first powered up. Once a channel in the DS21Q42 has been initialized, the control registers will only need to be accessed when there is a change in the system configuration. There are two Receive Control Register (RCR1 and RCR2), two Transmit Control Registers (TCR1 and TCR2), and seven Common Control Registers (CCR1 to CCR7). Each of the eleven registers are described in this section. There is a device Identification Register (IDR) at address 0Fh. The MSB of this read–only register is fixed to a zero indicating that the DS21Q42 is present. The E1 pin–for–pin compatible version of the DS21Q42 is the DS21Q44 and it also has an ID register at address 0Fh and the user can read the MSB to determine which chip is present since in the DS21Q42 the MSB will be set to a zero and in the DS21Q44 it will be set to a one. The lower four bits of the IDR are used to display the die revision of the chip.

Power-Up Sequence

The DS21Q42 does not automatically clear its register space on power–up. After the supplies are stable, each of the four framer's register space should be configured for operation by writing to all of the internal registers. This includes setting the Test and all unused registers to 00Hex.

This can be accomplished using a two-pass approach on each framer within the DS21Q42.

- 1. Clear framer's register space by writing 00H to the addresses 00H through 09FH.
- 2. Program required registers to achieve desired operating mode.

Note: When emulating the DS21Q41 feature set (FMS = 1), the full address space (00H through 09FH) must be initialized. DS21Q41 emulation requires address pin A7 to be used. FMS is tied to ground for the DS21FF42/DS21FT42.

Finally, after the TSYSCLK and RSYSCLK inputs are stable, the ESR bit should be toggled from a zero to a one (this step can be skipped if the elastic stores are disabled).

IDR: DEVICE IDENTIFICATION REGISTER (Address=0F Hex)

(MSB)								(LSB)
T1E1	0	0)	0	ID3	ID2	ID1	ID0
SYMBOL	POSIT	ΓΙΟΝ	NAME	AND DI	ESCRIPTION			
T1E1	IDF	R.7	T1 or E 0=T1 ch 1=E1 ch	iip	Determination	Bit.		
ID3	IDF	R.3	Chip Re revision		it 3. MSB of a	decimal code	that represer	nts the chip
ID2	IDF	R.1	Chip Re	evision B	it 2.			
ID1	IDF	R.2	Chip R	evision B	it 1.			
ID0	IDF	R.0	Chip Re		it 0. LSB of a	decimal code	that represen	ts the chip

RCR1: RECEIVE CONTROL REGISTER 1 (Address=2B Hex)

(MSB)							(LSB)
LCVCRF	ARC	OOF1	OOF2	SYNCC	SYNCT	SYNCE	RESYNC
SYMBOL	POSI	TION N.	AME AND DE	SCRIPTION			
LCVCRF	CRF RCR1.7 Line Code Violation Count Register Function Select.			on Select.			
ARC	RCF	0 = do not count excessive zeros 1 = count excessive zeros					
OOF1	1 = Resync on OOF only OF1 RCR1.5 Out Of Frame Select 1. 0 = 2/4 frame bits in error 1 = 2/5 frame bits in error						
OOF2	RCF	R1.4 O	= 2/5 frame bit ut Of Frame S = follow RCR1 = 2/6 frame bit	elect 2.			

SYNCC	RCR1.3	Sync Criteria. In D4 Framing Mode. 0 = search for Ft pattern, then search for Fs pattern 1 = cross couple Ft and Fs pattern In ESF Framing Mode.
		0 = search for FPS pattern only
		1 = search for FPS and verify with CRC6
SYNCT	RCR1.2	Sync Time.
		0 = qualify 10 bits
		1 = qualify 24 bits
SYNCE	RCR1.1	Sync Enable.
		0 = auto resync enabled
		1 = auto resync disabled
RESYNC	RCR1.0	Resync. When toggled from low to high, a resynchronization of the receive side framer is initiated. Must be cleared and set again for a subsequent resync.

RCR2: RECEIVE CONTROL REGISTER 2 (Address=2C Hex)

(MSB) RCS	RZBTSI	RSDW	RSM	RSIO	RD4YM	ESBE	MOSCRF
RCS	KZB1SI	KSDW	KSM	KSIO	KD4 Y M	FSBE	MOSCRE
SYMBOL	POSIT	TION	NAME AND DE	SCRIPTION			
RCS	RCR2.7		Receive Code So	elect. See Sect	tion 15 for mo	re details.	
			0 = idle code (7F				
			1 = digital milliwatt code (1E/0B/0B/1E/9E/8B/8B/9E Hex)				
RZBTSI	RCR2.6 Receive Side ZBTSI Enable.						
			0 = ZBTSI disabl				
n an m	n on		1 = ZBTSI enabled				
RSDW	RCR		RSYNC Double-Wide. (note: this bit must be set to zero when RCR2.4				
			= 1 or when RCR	,	. 1. 6		
			0 = do not pulse			nes	
RSM	RCR		1 = do pulse double wide in signaling frames				
Kowi	KCK		RSYNC Mode Select. (A Don't Care if RSYNC is programmed as an input)				
			0 = frame mode (see the timing	in Section 24	.)	
			1 = multiframe m				
RSIO	RCR	2.3	RSYNC I/O Sele	ect. (note: this	bit must be set	to zero when	CCR1.2 =
			0)				
			0 = RSYNC is an	output			
			1 = RSYNC is an	input (only va	alid if elastic s	tore enabled)	
RD4YM	RCR	2.2	Receive Side D4	Yellow Alarn	n Select.		
			0 = zeros in bit 2	of all channels	3		
			1 = a one in the S	-bit position of	of frame 12		

FSBE	RCR2.1	PCVCR Fs-Bit Error Report Enable.
		0 = do not report bit errors in Fs-bit position; only Ft bit position
		1 = report bit errors in Fs-bit position as well as Ft bit position
MOSCRF	RCR2.0	Multiframe Out of Sync Count Register Function Select.
		0 = count errors in the framing bit position
		1 = count the number of multiframes out of sync

TCR1: TRANSMIT CONTROL REGISTER 1 (Address=35 Hex)

(MSB)							(LSB)	
LOTCMC	TFPT	TCPT	TSSE	GB7S	TFDLS	TBL	TYEL	
SYMBOL	SYMBOL POSITION NAME AND DESCRIPTION							
LOTCMC	TCR1.7		Loss Of Transmit Clock Mux Control. Determines whether the transmit side formatter should switch to RCLK if the TCLK input should fail to transition (see Figure 6-1 for details). 0 = do not switch to RCLK if TCLK stops 1 = switch to RCLK if TCLK stops					
TFPT	TCR							
TCPT	TCR		Transmit CRC Pass Through. (see note below) 0 = source CRC6 bits internally 1 = CRC6 bits sampled at TSER during F-bit time					
TSSE	TCR		Software Signaling Insertion Enable. (see note below) 0 = no signaling is inserted in any channel 1 = signaling is inserted in all channels from the TS1-TS12 registers (the TTR registers can be used to block insertion on a channel by channel basis)					
GB7S	TCR	1.3	Global Bit 7 Stuffing. (see note below) 0 = allow the TTR registers to determine which channels containing all zeros are to be Bit 7 stuffed 1 = force Bit 7 stuffing in all zero byte channels regardless of how th TTR registers are programmed					
TFDLS	TCR		TFDL Register Select. (see note below) 0 = source FDL or Fs bits from the internal TFDL register (legacy FDL support mode) 1 = source FDL or Fs bits from the internal HDLC/BOC controller or the TLINK pin					
TBL	TCR	1.1	Transmit Blue Alarm. (see note below) 0 = transmit data normally 1 = transmit an unframed all one's code at TPOS and TNEG					
TYEL	TCR		1 = transmit an unframed all one's code at IPOS and INI Transmit Yellow Alarm. (see note below) 0 = do not transmit yellow alarm 1 = transmit yellow alarm					

NOTE: For a description of how the bits in TCR1 affect the transmit side formatter, see Figure 24-15.

TCR2: TRANSMIT CONTROL REGISTER 2 (Address=36 Hex)

(MSB)							(LSB)		
TEST1	TEST0	TZBTSI	TSDW	TSM	TSIO	TD4YM	TB7ZS		
SYMBOL	POSIT	TION N	NAME AND DESCRIPTION						
TEST1	TCR	2.7 Te	Test Mode Bit 1 for Output Pins. See Table 10–1.						
TEST0	TCR		st Mode Bit 0	-					
TZBTSI	TCR	2.5 Tr	ansmit Side Zl	BTSI Enable.					
TSDW	TCR	1 : 2.4 TS TC 0 :	0 = ZBTSI disabled 1 = ZBTSI enabled TSYNC Double-Wide. (note: this bit must be set to zero when TCR2.3=1 or when TCR2.2=0) 0 = do not pulse double-wide in signaling frames						
TSM	TCR	2.3 T S	1 = do pulse double-wide in signaling frames TSYNC Mode Select. 0 = frame mode (see the timing in Section 24)						
TSIO	TCR	2.2 TS	1 = multiframe mode (see the timing in Section 24) TSYNC I/O Select. 0 = TSYNC is an input 1 = TSYNC is an output						
TD4YM	TCR	2.1 T ı	Transmit Side D4 Yellow Alarm Select. 0 = zeros in bit 2 of all channels 1 = a one in the S-bit position of frame 12						
TB7ZS	TCR	2.0 T ı	Transmit Side Bit 7 Zero Suppression Enable. 0 = no stuffing occurs 1 = Bit 7 force to a one in channels with all zeros						

OUTPUT PIN TEST MODES Table 10-1

TEST 1	TEST 0	EFFECT ON OUTPUT PINS
0	0	operate normally
0	1	force all of the selected framer's output pins 3-state (excludes other
		framers I/O pins and parallel port pins)
1	0	force all of the selected framer's output pins low (excludes other
		framers I/O pins and parallel port pins)
1	1	force all of the selected framer's output pins high (excludes other
		framers I/O pins and parallel port pins)

CCR1: COMMON CONTROL REGISTER 1 (Address=37 Hex)

(MSB)							(LSB)		
TESE	ODF	RSAO	TSCLKM	RSCLKM	RESE	PLB	FLB		
SYMBOL	POSIT	TION NA	NAME AND DESCRIPTION						
TESE	CCR	0 =	Transmit Elastic Store Enable. 0 = elastic store is bypassed 1 = elastic store is enabled						
ODF	CCR	0 =	Output Data Format. 0 = bipolar data at TPOS and TNEG 1 = NRZ data at TPOS; TNEG = 0						
RSAO	CCR	11.5 Rec hard 0 =	Receive Signaling All One's. This bit should not be enabled if hardware signaling is being utilized. See Section 14 for more details. 0 = allow robbed signaling bits to appear at RSER 1 = force all robbed signaling bits at RSER to one						
TSCLKM	CCR	11.4 TS	TSYSCLK Mode Select. 0 = if TSYSCLK is 1.544 MHz 1 = if TSYSCLK is 2.048 MHz						
RSCLKM	CCR	0 =	RSYSCLK Mode Select. 0 = if RSYSCLK is 1.544 MHz 1 = if RSYSCLK is 2.048 MHz						
RESE	CCR	0 =	eive Elastic S elastic store is elastic store is	bypassed					
PLB	CCR	0 =	load Loopback loopback disa loopback enal	bled					
FLB	CCR	11.0 Fra	mer Loopback loopback disa loopback enal	k. bled					

Payload Loopback
When CCR1.1 is set to a one, the DS21Q42 will be forced into Payload LoopBack (PLB). Normally, this loopback is only enabled when ESF framing is being performed but can be enabled also in D4 framing applications. In a PLB situation, the DS21Q42 will loop the 192 bits of payload data (with BPVs corrected) from the receive section back to the transmit section. The FPS framing pattern, CRC6 calculation, and the FDL bits are not looped back, they are reinserted by the DS21Q42. When PLB is enabled, the following will occur:

- $1.\ data\ will\ be\ transmitted\ from\ the\ TPOS\ and\ TNEG\ pins\ synchronous\ with\ RCLK\ instead\ of\ TCLK$ $2.\ all\ of\ the\ receive\ side\ signals\ will\ continue\ to\ operate\ normally$
- 3. the TCHCLK and TCHBLK signals are forced low
- 4. data at the TSER, and TSIG pins is ignored
- 5. the TLCLK signal will become synchronous with RCLK instead of TCLK.

Framer Loopback

When CCR1.0 is set to a one, the DS21Q42 will enter a Framer LoopBack (FLB) mode. This loopback is useful in testing and debugging applications. In FLB, the DS21Q42 will loop data from the transmit side back to the receive side. When FLB is enabled, the following will occur:

- 1. an unframed all one's code will be transmitted at TPOS and TNEG 2. data at RPOS and RNEG will be ignored
- 3. all receive side signals will take on timing synchronous with TCLK instead of RCLK

Please note that it is not acceptable to have RCLK tied to TCLK during this loopback because this will cause an unstable condition.

CCR2: COMMON CONTROL REGISTER 2 (Address=38 Hex)

(MSB)								(LSB)	
TFM	TB8ZS	TSLC	296	TZSE	RFM	RB8ZS	RSLC96	RZSE	
SYMBOL	POSIT	TION	NAN	ME AND DE	SCRIPTION				
TFM	CCF	22.7	Transmit Frame Mode Select. 0 = D4 framing mode 1 = ESF framing mode						
TB8ZS	CCR2.6		Transmit B8ZS Enable. 0 = B8ZS disabled 1 = B8ZS enabled						
TSLC96	CCF	22.5	in De See S 0 = S	4 framing ap Section 19 fo SLC-96/Fs-b	06 / Fs-Bit Inso plications. Mu or details. oit insertion dis-	st be set to on abled			
TZSE	CCF	32.4	Transmit FDL Zero Stuffer Enable. Set this bit to zero if using the internal HDLC/BOC controller instead of the legacy support for the FDL. See Section 19 for details. 0 = zero stuffer disabled 1 = zero stuffer enabled						
RFM	CCF	22.3	Rece 0 = I		Mode Select.				
RB8ZS	CCF	22.2	Rece 0 = I	eive B8ZS En 38ZS disable 38ZS enable	nable. d				
RSLC96	CCF	22.1	fram 0 = S					LC-96	

RZSE CCR2.0 Receive FDL Zero Destuffer Enable. Set this bit to zero if using the internal HDLC/BOC controller instead of the legacy support for the FDL. See Section 19 for details.

0 = zero destuffer disabled

 $1=zero\ destuffer\ enabled$

CCR3: COMMON CONTROL REGISTER 3 (Address=30 Hex)

(MSB)							(LSB)		
RESMDM	TCLKSRC	RLOSF	RSMS	PDE	ECUS	TLOOP	TESMDM		
SYMBOL	POSIT	ION NA	ME AND DE						
RESMDM	CCR	det 0 =	Receive Elastic Store Minimum Delay Mode. See Section 17 for details. 0 = elastic stores operate at full two frame depth 1 = elastic stores operate at 32-bit depth						
TCLKSRC	CCR:	3.6 Trainte for 0 = LO	Transmit Clock Source Select. This function allows the user to internally select RCLK as the clock source for the transmit side formatter. 0 = Transmit side formatter clocked with signal applied at TCLK pin. LOTC Mux function is operational (TCR1.7) 1 = Transmit side formatter clocked with RCLK.						
RLOSF	CCR:	(D) 0 = 1 =	Function of the RLOS/LOTC Output. Active only when FMS = 1 (DS21Q41 emulation). 0 = Receive Loss of Sync (RLOS) 1 = Loss of Transmit Clock (LOTC) FMS is tied to ground for the DS21FF42/DS21FT42.						
RSMS	CCR.	3.4 RS correct 0 = 1 = bit	RSYNC Multiframe Skip Control. Useful in framing format conversions from D4 to ESF. This function is not available when the receive side elastic store is enabled. 0 = RSYNC will output a pulse at every multiframe 1 = RSYNC will output a pulse at every other multiframe note: for bit to have any affect, the RSYNC must be set to output multiframe pulses (RCR2.4=1 and RCR2.3=0).						
PDE	CCR	3.3 Pu 0 =	lse Density En disable transr enable transn	forcer Enabl	e. sity enforcer				
ECUS	CCR:	3.2 Er	Error Counter Update Select. See Section 12 for details. 0 = update error counters once a second 1 = update error counters every 42 ms (333 frames)						
TLOOP	CCR:	0 = 1 =	Transmit Loop Code Enable. See Section 20 for details. 0 = transmit data normally 1 = replace normal transmitted data with repeating code as defined in TCD register						

101899

/1240

TESMDM CCR3.0 Transmit Elastic Store Minimum Delay Mode. See Section 17 for

details.

0 = elastic stores operate at full two frame depth

1 = elastic stores operate at 32-bit depth

Pulse Density Enforcer

The Framer always examines both the transmit and receive data streams for violations of the following rules which are required by ANSI T1.403:

- no more than 15 consecutive zeros
- at least N ones in each and every time window of 8 x (N +1) bits where N = 1 through 23

Violations for the transmit and receive data streams are reported in the RIR2.0 and RIR2.1 bits respectively. When the CCR3.3 is set to one, the DS21Q42 will force the transmitted stream to meet this requirement no matter the content of the transmitted stream. When running B8ZS, the CCR3.3 bit should be set to zero since B8ZS encoded data streams cannot violate the pulse density requirements.

CCR4: COMMON CONTROL REGISTER 4 (Address=11 Hex)

(MSB)							(LSB)	
RSRE	RPCSI	RFSA1	RFE	RFF	THSE	TPCSI	TIRFS	
SYMBOL	POSIT	TION 1	N NAME AND DESCRIPTION					
RSRE	CCF	I I I R4.6	Receive Side Signaling Re-Insertion Enable. See Section 14 for details. 0 = do not re-insert signaling bits into the data stream presented at the RSER pin 1 = reinsert the signaling bits into data stream presented at the RSER pin Receive Per-Channel Signaling Insert. See Section 14 for more details.					
RFSA1	CCF	s 1 1 1 1 1 1 1 1 1 1	0 = do not use RCHBLK to determine which channels should have signaling re-inserted 1 = use RCHBLK to determine which channels should have signaling re-inserted Receive Force Signaling All Ones. See Section 14 for more details.					
RFE	CCF	1	0 = do not force extracted robbed-bit signaling bit positions to a one 1 = force extracted robbed-bit signaling bit positions to a one					
ИL	CCF	(Receive Freeze Enable. See Section 14 for details. 0 = no freezing of receive signaling data will occur 1 = allow freezing of receive signaling data at RSIG (and RSER if CCR4.7 = 1).					

101899

RFF	CCR4.3	Receive Force Freeze. Freezes receive side signaling at RSIG (and RSER if CCR4.7=1); will override Receive Freeze Enable (RFE). See Section 14 for details. 0 = do not force a freeze event 1 = force a freeze event
THSE	CCR4.2	Transmit Hardware Signaling Insertion Enable. See Section 14 for details. 0 = do not insert signaling from the TSIG pin into the data stream presented at the TSER pin. 1 = Insert the signaling from the TSIG pin into data stream presented
TPCSI	CCR4.1	at the TSER pin. Transmit Per-Channel Signaling Insert. See Section 14 for details. 0 = do not use TCHBLK to determine which channels should have signaling inserted from the TSIG pin. 1 = use TCHBLK to determine which channels should have signaling inserted from the TSIG pin.
TIRFS	CCR4.0	Transmit Idle Registers (TIR) Function Select. See Section 15 for timing details. 0 = TIRs define in which channels to insert idle code 1 = TIRs define in which channels to insert data from RSER (i.e., Per = Channel Loopback function)

CCR5: COMMON CONTROL REGISTER 5 (Address=19 Hex)

(MSB)								(LSB)	
TJC	-	_		TCM4	TCM3	TCM2	TCM1	TCM0	
SYMBOL	POSIT	TION	NA	ME AND DE	SCRIPTION				
TJC	CCR	25.7	Tra	nsmit Japane	se CRC6 Ena	ble.			
			0 = use ANSI/AT&T/ITU CRC6 calculation (normal operation)						
			1 =	use Japanese	standard JT-G	704 CRC6 ca	lculation		
-	CCR	25.6	Not	Not Assigned. Must be set to zero when written.					
_	CCR	25.5	Not	Not Assigned. Must be set to zero when written.					
TCM4	CCR	25.4	Tra	nsmit Channe	el Monitor Bi	t 4. MSB of a	channel deco	de that	
			dete	ermines which	transmit char	nel data will	appear in the	TDS0M	
			regi	ster. See Secti	ion 13 for deta	ils.			
TCM3	CCR	25.3	Tra	nsmit Channe	el Monitor Bi	t 3.			
TCM2	CCR	25.2	Tra	nsmit Channe	el Monitor Bi	t 2.			
TCM1	CCR	25.1	Tra	nsmit Channe	el Monitor Bi	t 1.			
TCM0	CCR	25.0	Tra	nsmit Channe	el Monitor Bi	t 0. LSB of th	e channel dec	ode.	

CCR6: COMMON CONTROL REGISTER 6 (Address=1E Hex)

/1242

(MSB)							(LSB)	
RJC	RESALGN	TESALGN	RCM4	RCM3	RCM2	RCM1	RCM0	
SYMBO	DL POSIT	TION NA	ME AND DE	SCRIPTION				
RJC	CCR	0 =	Receive Japanese CRC6 Enable. 0 = use ANSI/AT&T/ITU CRC6 calculation (normal operation) 1 = use Japanese standard JT-G704 CRC6 calculation					
RESALC	GN CCR	66.6 Rec forc sep sep sep and app	Receive Elastic Store Align. Setting this bit from a zero to a force the receive elastic store's write/read pointers to a mini separation of half a frame. No action will be taken if the poi separation is already greater or equal to half a frame. If poi separation is less then half a frame, the command will be exand data will be disrupted. Should be toggled after RSYSCLI applied and is stable. Must be cleared and set again for a sub align. See Section 17 for details.					
TESALO	SN CCR	may mir poi poi exe TS	force the tra imum separa inter separatio inter separatio cuted and data (SCLK has b	estore Align. Insmit elastic solution of half a form is already gon is less then half a will be disrujeen applied an quent align. Se	store's write/r frame. No active ater or equa- nalf a frame, to pted. Should be d is stable. M	ead pointers to on will be taked to half a fract he command be toggled after ust be cleared	o a ten if the me. If will be er	
RCM4	CCR	16.4 Red dete	eive Channe ermines which	I Monitor Bit h receive chan tion 13 for deta	4. MSB of a nel data will a	channel deco		
RCM3	CCR	.6.3 Rec	eive Channe	l Monitor Bit	3.			
RCM2	CCR	.6.2 Re d	eive Channe	l Monitor Bit	2.			
RCM1	CCR	.6.1 Red	eive Channe	l Monitor Bit	1.			
RCM0	CCR	16.0 Rec	eive Channe	l Monitor Bit	0. LSB of the	e channel deco	ode.	

CCR7: COMMON CONTROL REGISTER 7 (Address=0A Hex)

(MSB)								(LSB)	
-	RLB	RES	SR	TESR	-	1	-	-	
SYMBOL -	POSITI CCR	7.7	NAME AND DESCRIPTION Not Assigned. Should be set to zero when written to.						
RLB	CCR	7.6		note Loopbacl					
				0 = loopback disabled 1 = loopback enabled					
RESR	CCR7.5 I			Receive Elastic Store Reset. Setting this bit from a zero to a one will force the receive elastic store to a depth of one frame. Receive data is lost during the reset. Should be toggled after RSYSCLK has been applied and is stable. Do not leave this bit set high.					

TESR	CCR7.4	Transmit Elastic Store Reset. Setting this bit from a zero to a one will force the transmit elastic store to a depth of one frame. Transmit data is lost during the reset. Should be toggled after TSYSCLK has been applied and is stable. Do not leave this bit set high.
-	CCR7.3	Not Assigned. Should be set to zero when written to.
-	CCR7.2	Not Assigned. Should be set to zero when written to.
-	CCR7.1	Not Assigned. Should be set to zero when written to.
-	CCR7.0	Not Assigned. Should be set to zero when written to.

Remote Loopback

When CCR7.6 is set to a one, the DS21Q42 will be forced into Remote LoopBack (RLB). In this loopback, data input via the RPOS and RNEG pins will be transmitted back to the TPOS and TNEG pins. Data will continue to pass through the receive side framer of the DS21Q42 as it would normally and the data from the transmit side formatter will be ignored. Please see Figure 6-1 for more details.

11. STATUS AND INFORMATION REGISTERS

There is a set of nine registers per channel that contain information on the current real time status of a framer in the DS21Q42, Status Register 1 (SR1), Status Register 2 (SR2), Receive Information Registers 1 to 3 (RIR1/RIR2/RIR3) and a set of four registers for the onboard HDLC and BOC controller. The specific details on the four registers pertaining to the HDLC and BOC controller are covered in Section 19 but they operate the same as the other status registers in the DS21Q42 and this operation is described below.

When a particular event has occurred (or is occurring), the appropriate bit in one of these nine registers will be set to a one. All of the bits in SR1, SR2, RIR1, RIR2, and RIR3 registers operate in a latched fashion. This means that if an event or an alarm occurs and a bit is set to a one in any of the registers, it will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again (or in the case of the RBL, RYEL, LRCL, and RLOS alarms, the bit will remain set if the alarm is still present). There are bits in the four HDLC and BOC status registers that are not latched and these bits are listed in Section 19.

The user will always precede a read of any of the nine registers with a write. The byte written to the register will inform the DS21Q42 which bits the user wishes to read and have cleared. The user will write a byte to one of these registers, with a one in the bit positions he or she wishes to read and a zero in the bit positions he or she does not wish to obtain the latest information on. When a one is written to a bit location, the read register will be updated with the latest information. When a zero is written to a bit position, the read register will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. The read result should be logically AND'ed with the mask byte that was just written and this value should be written back into the same register to insure that bit does indeed clear. This second write step is necessary because the alarms and events in the status registers occur asynchronously in respect to their access via the parallel port. This write—read—write scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS21Q42 with higher—order software languages.

The SR1, SR2, and FDLS registers have the unique ability to initiate a hardware interrupt via the INT* output pin. Each of the alarms and events in the SR1, SR2, and HSR can be either masked or unmasked from the interrupt pin via the Interrupt Mask Register 1 (IMR1), Interrupt Mask Register 2 (IMR2), and HDLC Interrupt Mask Register (HIMR) respectively. The FIMR register is covered in Section 19. The INTERRUPT STATUS REGISTER can be used to determine which framer is requesting interrupt servicing and the type of the request: status or the HDLC controller.

The interrupts caused by alarms in SR1 (namely RYEL, RCL, RBL, RLOS and LOTC) act differently than the interrupts caused by events in SR1 and SR2 (namely LUP, LDN, RSLIP, RMF, TMF, SEC, RFDL, TFDL, RMTCH, RAF, and RSC) and HIMR. The alarm caused interrupts will force the INT* pin low whenever the alarm changes state (i.e., the alarm goes active or inactive according to the set/clear criteria in Table 11-1). The INT* pin will be allowed to return high (if no other interrupts are present) when the user reads the alarm bit that caused the interrupt to occur even if the alarm is still present.

The event caused interrupts will force the INT* pin low when the event occurs. The INT* pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur.

ISR: INTERRUPT STATUS REGISTER (Any address from A0H to FFH)

(MSB)							(LSB)			
F3HDLC	F3SR	F2HDI	.C F2SR	F1HDLC	F1SR	F0HDLC	F0SR			
SYMBOL	POSIT	TION	NAME AND D	ESCRIPTION						
F3HDLC	ISF	2.7	FRAMER 3 HDLC CONTROLLER INTERRUPT REQUEST.							
			0 = No interrupt request pending.							
			1 = Interrupt request pending.							
F3SR	F3SR ISR.6		FRAMER 3 SI	1 or SR2 INTE	RRUPT RI	EQUEST.				
			0 = No interrupt request pending.							
			1 = Interrupt request pending.							
F2HDLC	ISF	1.5	FRAMER 2 HDLC CONTROLLER INTERRUPT REQUEST.							
			0 = No interrupt request pending.							
			1 = Interrupt red	quest pending.						
F2SR	ISF	1.4	FRAMER 2 SI	11 or SR2 INTE	RRUPT RI	EQUEST.				
			0 = No interrupt request pending.							
			1 = Interrupt request pending.							
F1HDLC	ISF	1.3	FRAMER 1 H	DLC CONTRO	LLER INTI	ERRUPT REQ	UEST.			
			0 = No interrupt request pending.							
			1 = Interrupt re	quest pending.						
FISR	ISF	1.2	FRAMER 1 SI	11 or SR2 INTE	RRUPT RI	EQUEST.				
			0 = No interrup	request pending	g.					
			1 = Interrupt re							
F0HDLC	ISF	2.1	FRAMER 0 H	DLC CONTRO	LLER INTI	ERRUPT REQ	UEST.			
			0 = No interrupt request pending.							
			1 = Interrupt re	quest pending.						
F0SR	ISF	2.0		11 or SR2 INTE		EQUEST.				
				request pending	ţ.					
			1 = Interrupt re	quest pending.						

101899

RIR1: RECEIVE INFORMATION REGISTER 1 (Address=22 Hex)

(MSB)							(LSB)				
COFA	8ZD	16ZD	RESF	RESE	SEFE	B8ZS	FBE				
SYMBOL	POSIT	TION NA	NAME AND DESCRIPTION								
COFA	RIR	CIII	Change of Frame Alignment. Set when the last resync resulted in a								
8ZD	RIR	change of frame or multiframe alignment. RIR1.6 Eight Zero Detect. Set when a string of at least eight consecutive zeros (regardless of the length of the string) have been received a									
16ZD	RIR	IR1.5 Sixteen Zero Detect. Set when a string of at least sixteen cc zeros (regardless of the length of the string) have been rece RPOS and RNFG.									
RESF	RIR	Itee	eive Elastic S		t when the rec	ceive elastic st	ore buffer				
RESE	RIR	- Itte		Store Empty.		receive elastic	store				
SEFE	RIR	5001	Severely Errored Framing Event. Set when 2 out of 6 framing bits (Ft or FPS) are received in error.								
B8ZS	RIR	RPG	B8ZS Code Word Detect. Set when a B8ZS code word is detected a RPOS and RNEG independent of whether the B8ZS mode is selected or not via CCR2.6. Useful for automatically setting the line coding.								
FBE	RIR	1.0 Fr a									

RIR2: RECEIVE INFORMATION REGISTER 2 (Address=31 Hex)

(MSB)							(LSB)		
RLOSC	RCLC	TESF	TESE	TSLIP	RBLC	RPDV	TPDV		
SYMBOL	POSIT	TION NA	NAME AND DESCRIPTION						
RLOSC	RIR		Receive Loss of Sync Clear. Set when the framer achieves synchronization; will remain set until read.						
RCLC	RIR		Receive Carrier Loss Clear. Set when the carrier signal is restored; will remain set until read. See Table 11-1.						
TESF	RIR		ansmit Elastic s and a frame		et when the tra	ansmit elastic	store buffer		
TESE	RIR		Transmit Elastic Store Empty. Set when the transmit elastic store buffer empties and a frame is repeated.						
TSLIP			Transmit Elastic Store Slip Occurrence. Set when the transmit elastic store has either repeated or deleted a frame.						
RBLC	RIR2.2 Receive Blue Alarm Clear. Set when the Blue Alarm (AIS) is no longer detected; will remain set until read. See Table 11-1.						*		

/1248

RPDV	RIR2.1	Receive Pulse Density Violation. Set when the receive data stream
		does not meet the ANSI T1.403 requirements for pulse density.
TPDV	RIR2.0	Transmit Pulse Density Violation. Set when the transmit data stream
		does not meet the ANSI T1.403 requirements for pulse density.

RIR3: RECEIVE INFORMATION REGISTER 3 (Address=10 Hex)

(MSB)								(LSB)
_	-	_		LORC	-	-	-	RAIS-CI
SYMBOL	POSIT	TION	NA	ME AND DE	SCRIPTION			
=	RIR	3.7	Not	Assigned. Co	ould be any va	lue when read	d.	
-	RIR	3.6	Not Assigned. Could be any value when read.					
-	RIR	3.5	Not	Assigned. Co	uld be any va	lue when read	d.	
LORC	RIR	3.4	Los	s of Receive C	Clock. Set who	en the RCLK	pin has not tra	nsitioned
			for	at least 2 us (3	us ??1 us).			
-	RIR	3.3	Not	Assigned. Co	ould be any va	lue when read	d.	
_	RIR	3.2	Not Assigned. Could be any value when read.					
-	RIR	3.1	Not	Assigned. Co	uld be any va	lue when read	d.	
RAIS-CI	RIR	3.0	Rec	eive AIS-CI	Detect. Set w	hen the AIS-0	CI pattern is d	etected.

SR1: STATUS REGISTER 1 (Address=20 Hex)

(MSB)							(LSB)		
LUP	LDN	LOTC	RSLIP	RBL	RYEL	RCL	RLOS		
SYMBOL	POSIT	TON NA	ME AND DE	SCRIPTION					
LUP	SR1	Loc	op Up Code D PCD register i						
LDN	SR1	Loc	Loop Down Code Detected. Set when the loop down code as defined in the RDNCD register is being received. See Section 20 for details.						
LOTC	SR1	for e	s of Transmit one channel ti habled via CC tch to RCLK it	me (or 5.2 us) R3.5. Also wi	. Will force the ll force transn	e RLOS/LOT	C pin high		
RSLIP	SR1	···	eive Elastic S	•			eive elastic		
RBL	SR1	··· Itte	eive Blue Ala eived at RPOS		n an unframed	all one's cod	e is		
RYEL	SR1	KCC	eive Yellow A		hen a yellow	alarm is recei	ved at		

RCL	SR1.1	Receive Carrier Loss. Set when a red alarm is received at RPOS and RNEG.
RLOS	SR1.0	Receive Loss of Sync. Set when the device is not synchronized to the
		receive T1 stream.

101899

ALARM CRITERIA Table 11-1

ALARM	SET CRITERIA	CLEAR CRITERIA
Blue Alarm (AIS) (see note 1 below)	when over a 3 ms window, 5 or less zeros are received	when over a 3 ms window, 6 or more zeros are received
Yellow Alarm (RAI) 1. D4 bit 2 mode(RCR2.2=0)	when bit 2 of 256 consecutive channels is set to zero for at least 254 occurrences	when bit 2 of 256 consecutive channels is set to zero for less than 254 occurrences
2. D4 12th F-bit mode (RCR2.2=1; this mode is also referred to as the "Japanese Yellow Alarm")	when the 12th framing bit is set to one for two consecutive occurrences	when the 12th framing bit is set to zero for two consecutive occurrences
3. ESF mode	when 16 consecutive patterns of 00FF appear in the FDL	when 14 or less patterns of 00FF hex out of 16 possible appear in the FDL
Red Alarm (RCL) (this alarm is also referred to as Loss Of Signal)	when 192 consecutive zeros are received	when 14 or more ones out of 112 possible bit positions are received starting with the first one received

NOTES:

- 1. The definition of Blue Alarm (or Alarm Indication Signal) is an unframed all ones signal. Blue alarm detectors should be able to operate properly in the presence of a 10–3 error rate and they should not falsely trigger on a framed all ones signal. The blue alarm criteria in the DS21Q42 has been set to achieve this performance. It is recommended that the RBL bit be qualified with the RLOS bit.
- $2.\ ANSI\ specifications\ use\ a\ different\ nomenclature\ than\ the\ DS21Q42\ does; the\ following\ terms\ are\ equivalent:$

RBL = AIS RCL = LOS RLOS = LOF RYEL = RAI

SR2: STATUS REGISTER 2 (Address=21 Hex)

(MSB)							(LSB)
RMF	TMF	SEC	RFDL	TFDL	RMTCH	RAF	RSC
SYMBOL	POSIT	TION NA	AME AND DE	SCRIPTION			
RMF	SR	2.7 R 6	ceive Multifra	ame. Set on re	ceive multifr	ame boundari	es.
TMF	SR	2.6 Tr	ansmit Multifi	rame. Set on t	ransmit multi	frame bounda	ries.

SEC	SR2.5	One Second Timer. Set on increments of one second based on RCLK; will be set in increments of 999 ms, 999 ms, and 1002 ms every 3 seconds.
RFDL	SR2.4	Receive FDL Buffer Full. Set when the receive FDL buffer (RFDL) fills to capacity (8 bits).
TFDL	SR2.3	Transmit FDL Buffer Empty. Set when the transmit FDL buffer (TFDL) empties.
RMTCH	SR2.2	Receive FDL Match Occurrence. Set when the RFDL matches either RMTCH1 or RMTCH2.
RAF	SR2.1	Receive FDL Abort. Set when eight consecutive one's are received in the FDL.
RSC	SR2.0	Receive Signaling Change. Set when the DS21Q42 detects a change of state in any of the robbed–bit signaling bits.

IMR1: INTERRUPT MASK REGISTER 1 (Address=7F Hex)

(MSB)							(LSB)	
LUP	LDN	LOTC	SLIP	RBL	RYEL	RCL	RLOS	
SYMBOL	POSIT	TION N	AME AND DE	ESCRIPTION				
LUP	IMR	0	oop Up Code I	ked				
LDN	IMR	11.6 L	1 = interrupt enabled Loop Down Code Detected. 0 = interrupt masked					
LOTC	IMR	11.5 L	oss of Transmit interrupt mas	Clock.				
SLIP	IMR	11.4 E	= interrupt ena lastic Store Sli = interrupt mas = interrupt ena	p Occurrence ked				
RBL	IMR	11.3 R	eceive Blue Al	arm. ked				
RYE	IMR	11.2 R	1 = interrupt enabled Receive Yellow Alarm. 0 = interrupt masked 1 = interrupt enabled					
RCL	IMR	11.1 R	eceive Carrier = interrupt mas = interrupt ena	Loss.				
RLOS	IMR	11.0 R	eceive Loss of interrupt mas interrupt ena	Sync. sked				

IMR2: INTERRUPT MASK REGISTER 2 (Address=6F Hex)

(MSB)							(LSE
RMF	TMF S	EC	RFDL	TFDL	RMTCH	RAF	RSC
SYMBOL	POSITION	NAME	AND DE	SCRIPTION	J		
RMF	IMR2.7	Receiv	e Multifra	ame.			
		0 = inte	errupt mas	ked			
		1 = interior	errupt enab	oled			
TMF	IMR2.6	Transn	nit Multifi	rame.			
		0 = interior	errupt mas	ked			
		1 = interior	errupt enab	oled			
SEC	IMR2.5	One Se	cond Time	er.			
			errupt mas				
			errupt enab				
RFDL	IMR2.4		e FDL Bu				
			errupt mas				
			errupt enab				
TFDL	IMR2.3			uffer Empty.	•		
			errupt mas				
D. 10011			errupt enab				
RMTCH	IMR2.2			atch Occurr	ence.		
			errupt mas				
RAF	IMR2.1		errupt enab				
KAF	IMR2.1		e FDL Ab				
			errupt mas				
RSC	IMR2.0		errupt enab				
KSC	IIVIK2.0		e Signalin; errupt masl	g Change.			

12. ERROR COUNT REGISTERS

There are a set of three counters in each framer that record bipolar violations, excessive zeros, errors in the CRC6 code words, framing bit errors, and number of multiframes that the device is out of receive synchronization. Each of these three counters are automatically updated on either one second boundaries (CCR3.2=0) or every 42 ms (CCR3.2=1) as determined by the timer in Status Register 2 (SR2.5). Hence, these registers contain performance data from either the previous second or the previous 42 ms. The user can use the interrupt from the one second timer to determine when to read these registers. The user has a full second (or 42 ms) to read the counters before the data is lost. All three counters will saturate at their respective maximum counts and they will not rollover (note: only the Line Code Violation Count Register has the potential to overflow but the bit error would have to exceed 10^{-2} before this would occur).

Line Code Violation Count Register (LCVCR)

Line Code Violation Count Register 1 (LCVCR1) is the most significant word and LCVCR2 is the least significant word of a 16-bit counter that records code violations (CVs). CVs are defined as Bipolar Violations (BPVs) or excessive zeros. See Table 12-1 for details of exactly what the LCVCRs count. If the B8ZS mode is set for the receive side via CCR2.2, then B8ZS code words are not counted. This counter is always enabled; it is not disabled during receive loss of synchronization (RLOS=1) conditions.

LCVCR1: LINE CODE VIOLATION COUNT REGISTER 1 (Address = 23 Hex) LCVCR2: LINE CODE VIOLATION COUNT REGISTER 2 (Address = 24 Hex)

(R)			

LCV15	LCV14	LCV13	LCV12	LCV11	LCV10	LCV9	LCV8	LCVCR1
LCV7	LCV6	LCV5	LCV4	LCV3	LCV2	LCV1	LCV0	LCVCR2

SYMBOL POSITION NAME AND DESCRIPTION
LCV15 LCVCR1.7 MSB of the 16-bit code violation count
LCV0 LCVCR2.0 LSB of the 16-bit code violation count

LINE CODE VIOLATION COUNTING ARRANGEMENTS Table 12-1

COUNT EXCESSIVE ZEROS? (RCR1.7)	B8ZS ENABLED? (CCR2.2)	WHAT IS COUNTED IN THE LCVCRs
no	no	BPVs
ves	no	BPVs + 16 consecutive zeros

(LSB)

no	yes	BPVs (B8ZS code words not counted)
yes	yes	BPV's + 8 consecutive zeros

Path Code Violation Count Register

(PCVCR) When the receive side of a framer is set to operate in the ESF framing mode (CCR2.3=1), PCVCR will automatically be set as a 12-bit counter that will record errors in the CRC6 code words. When set to operate in the D4 framing mode (CCR2.3=0), PCVCR will automatically count errors in the Ft framing bit position. Via the RCR2.1 bit, a framer can be programmed to also report errors in the Fs framing bit position. The PCVCR will be disabled during receive loss of synchronization (RLOS=1) conditions. See Table 12-2 for a detailed description of exactly what errors the PCVCR counts.

PCVCR1: PATH VIOLATION COUNT REGISTER 1 (Address = 25 Hex)
PCVCR2: PATH VIOLATION COUNT REGISTER 2 (Address = 26 Hex)

(MSB)							(LSB)	
(note 1)	(note 1)	(note 1)	(note 1)	CRC/	CRC/	CRC/	CRC/	PCVCR1
				FB11	FB10	FB9	FB8	
CRC/	CRC/	CRC/	CRC/	CRC/	CRC/	CRC/	CRC/	PCVCR2
FB7	FB6	FB5	FB4	FB3	FB2	FB1	FB0	

SYMBOL	POSITION	NAME AND DESCRIPTION
CRC/FB11	PCVCR1.3	MSB of the 12-Bit CRC6 Error or Frame Bit Error Count (note #2)
CRC/FB0	PCVCR2.0	LSB of the 12–Bit CRC6 Error or Frame Bit Error Count (note #2)

NOTES:

1. The upper nibble of the counter at address 25 is used by the Multiframes Out of Sync Count Register

PATH CODE VIOLATION COUNTING ARRANGEMENTS Table 12-2

FRAMING MODE (CCR2.3)	COUNT Fs ERRORS? (RCR2.1)	WHAT IS COUNTED IN THE PCVCRs
D4	no	errors in the Ft pattern
D4	yes	errors in both the Ft & Fs patterns
ESF	don't care	errors in the CRC6 code words

/12535

^{2.} PCVCR counts either errors in CRC code words (in the ESF framing mode; CCR2.3=1) or errors in the framing bit position (in the D4 framing mode; CCR2.3=0).

MULTIFRAMES OUT OF SYNC COUNT REGISTER (MOSCR)

Normally the MOSCR is used to count the number of multiframes that the receive synchronizer is out of sync (RCR2.0=1). This number is useful in ESF applications needing to measure the parameters Loss Of Frame Count (LOFC) and ESF Error Events as described in AT&T publication TR54016. When the MOSCR is operated in this mode, it is not disabled during receive loss of synchronization (RLOS=1) conditions. The MOSCR has alternate operating mode whereby it will count either errors in the Ft framing pattern (in the D4 mode) or errors in the FPS framing pattern (in the ESF mode). When the MOSCR is operated in this mode, it is disabled during receive loss of synchronization (RLOS = 1) conditions. See Table 12-3 for a detailed description of what the MOSCR is capable of counting.

MOSCR1: MULTIFRAMES OUT OF SYNC COUNT REGISTER 1 (Address = 25 Hex)
MOSCR2: MULTIFRAMES OUT OF SYNC COUNT REGISTER 2 (Address = 27 Hex)

(MSB)							(LSB)	_
MOS/	MOS/	MOS/	MOS/	(note 1)	(note 1)	(note 1)	(note 1)	MOSCR1
FB11	FB10	FB9	FB8					
MOS/	MOS/	MOS/	MOS/	MOS/	MOS/	MOS/	MOS/	MOSCR2
FB7	FB6	FB5	FB4	FB3	FB2	FB1	FB0	

SYMBOL	POSITION	NAME AND DESCRIPTION
MOS/FB11	MOSCR1.7	MSB of the 12–Bit Multiframes Out of Sync or F–Bit Error Count (note #2)
MOS/FB0	MOSCR2.0	LSB of the 12-Bit Multiframes Out of Sync or F-Bit Error Count (note #2)

NOTES

- 1. The lower nibble of the counter at address 25 is used by the Path Code Violation Count Register
- $2.\ MOSCR\ counts\ either\ errors\ in\ framing\ bit\ position\ (RCR2.0=0)\ or\ the\ number\ of\ multiframes\ out\ of\ sync\ (RCR2.0=1)$

MULTIFRAMES OUT OF SYNC COUNTING ARRANGEMENTS Table 12-3

	FRAMING MODE (CCR2.3)	COUNT MOS OR F-BIT ERRORS (RCR2.0)	WHAT IS COUNTED IN THE MOSCRS
	D4	MOS	number of multiframes out of sync
ſ	D4	F–Bit	errors in the Ft pattern

ESF	MOS	number of multiframes out of sync
ESF	F–Bit	errors in the FPS pattern

13. DS0 MONITORING FUNCTION

Each framer in the DS21Q42 has the ability to monitor one DS0 64 Kbps channel in the transmit direction and one DS0 channel in the receive direction at the same time. In the transmit direction the user will determine which channel is to be monitored by properly setting the TCM0 to TCM4 bits in the CCR5 register. In the receive direction, the RCM0 to RCM4 bits in the CCR6 register need to be properly set. The DS0 channel pointed to by the TCM0 to TCM4 bits will appear in the Transmit DS0 Monitor (TDS0M) register and the DS0 channel pointed to by the RCM0 to RCM4 bits will appear in the Receive DS0 (RDS0M) register. The TCM4 to TCM0 and RCM4 to RCM0 bits should be programmed with the decimal decode of the appropriate T1 channel. Channels 1 through 24 map to register values 0 through 23. For example, if DS0 channel 6 (timeslot 5) in the transmit direction and DS0 channel 15 (timeslot 14) in the receive direction needed to be monitored, then the following values would be programmed into CCR5 and CCR6:

 $\begin{array}{lll} TCM4 = 0 & RCM4 = 0 \\ TCM3 = 0 & RCM3 = 1 \\ TCM2 = 1 & RCM2 = 1 \\ TCM1 = 0 & RCM1 = 1 \\ TCM0 = 1 & RCM0 = 0 \end{array}$

CCR5: COMMON CONTROL REGISTER 5 (Address=19 Hex)

[repeated here from section 10 for convenience]

(MSB)								(LSB)		
TJC	-	_		TCM4	TCM3	TCM2	TCM1	TCM0		
SYMBOL	POSI	ΓΙΟΝ	NAME AND DESCRIPTION							
TJC	CCF	R5.7	Tra	Transmit Japanese CRC Enable. See Section 10 for details.						
-	CCF	R5.5	Not	Not Assigned. Must be set to zero when written.						
=-	CCF	25.5	Not	Not Assigned. Must be set to zero when written.						
TCM4	CCF	R5.4	Tra	nsmit Chann	el Monitor Bi	t 4. MSB of a	channel deco	de that		
			dete	ermines which	transmit DS0	channel data	will appear is	n the		
			TD:	S0M register.						
TCM3	CCF	25.3	Transmit Channel Monitor Bit 3.							
TCM2	CCF	R5.2	Tra	nsmit Chann	el Monitor Bi	t 2.				
TCM1	CCF	R5.1	Tra	nsmit Chann	el Monitor Bi	t 1.				
TCM0	CCF	R5.0	Tra	nsmit Chann	el Monitor Bi	t 0. LSB of th	e channel dec	ode that		
			dete	ermines which	transmit DS0	channel data	will appear is	n the		
			TD:	S0M register.						

101899

TDS0M: TRANSMIT DS0 MONITOR REGISTER (Address=1A Hex)

(MSB)								(LSB)	
B1	B2	В3	3	B4	B5	B6	B7	B8	
SYMBOL	POSIT	POSITION		ME AND DE	SCRIPTION				
B1	TDS	M.7		nsmit DS0 Cl nsmitted).	nannel Bit 1. N	MSB of the DS	S0 channel (fin	rst bit to be	
B2	TDSC	M.6	Transmit DS0 Channel Bit 2.						
B3	TDSC	M.5	Transmit DS0 Channel Bit 3.						
B4	TDSC	M.4	Transmit DS0 Channel Bit 4.						
B5	TDSC	M.3	Transmit DS0 Channel Bit 5.						
B6	TDSC	M.2	Transmit DS0 Channel Bit 6.						
B7	TDSC	M.1	Transmit DS0 Channel Bit 7.						
В8	TDS	0M.0	Transmit DS0 Channel Bit 8. LSB of the DS0 channel (last bit to be transmitted).						

CCR6: COMMON CONTROL REGISTER 6 (Address=1E Hex) [repeated here from section 10 for convenience]

(MSB)

RJC	RESALGN	TESALGN	RCM4	RCM3	RCM2	RCM1	RCM0		
SYMBO	L POSIT	TION NAM	IE AND DE	SCRIPTION					
RJC	CCR	.6.7 Rece	ive Japanes	e CRC6 Enab	le.				
				&T/ITU CRC			ation)		
RESALC	N CCR						a one will		
KLSALC	iv CCN	force sepa than after	Receive Elastic Store Align. Setting this bit from a zero to a one will force the receive elastic store's write/read pointers to a minim separation of half a frame. If pointer separation is already greater than half a frame, setting this bit will have no effect. Should be toggled after RSYSCLK has been applied and is stable. Must be cleared and set again for a subsequent align. See Section 17 for details. Transmit Elastic Store Align. Setting this bit from a zero to a one will						
TESALO	in CCR	force sepa than after	set again for a subsequent align. See Section 17 for details. Transmit Elastic Store Align. Setting this bit from a zero to a one of force the transmit elastic store's write/read pointers to a minimum separation of half a frame. If pointer separation is already greater than half a frame, setting this bit will have no effect. Should be togafter TSYSCLK has been applied and is stable. Must be cleared an set again for a subsequent align. See Section 17 for details.						
RCM4	CCR	deter	mines which	Monitor Bit receive change ion 13 for deta	nel data will a	emanner accor	ie iiiii		
RCM3	CCR			Monitor Bit					
RCM2	CCR	6.2 Rece	ive Channel	Monitor Bit	2.				

(LSB)

RCM1 CCR6.1 Receive Channel Monitor Bit 1.

RCM0 CCR6.0 Receive Channel Monitor Bit 0. LSB of the channel decode.

RDS0M: RECEIVE DS0 MONITOR REGISTER (Address=1F Hex)

(MSB)							(LSB)
B1	B1 B2		B4	B5	B6	B7	B8
SYMBOL	POSIT	TON NA	ME AND DE	SCRIPTION			
B1	RDS0	110	ceive DS0 Ch	annel Bit 1. M	ISB of the DS	0 channel (first	st bit to be
B2	RDS0	M.6 Rec	Receive DS0 Channel Bit 2.				
B3	RDS0	M.5 Rec	eive DS0 Ch	annel Bit 3.			
B4	RDS0	M.4 Rec	eive DS0 Ch	annel Bit 4.			
B5	RDS0	M.3 Rec	eive DS0 Ch	annel Bit 5.			
B6	RDS0	M.2 Rec	eive DS0 Ch	annel Bit 6.			
B7	RDS0	M.1 Rec	eive DS0 Ch	annel Bit 7.			
В8	RDS0		ceive DS0 Ch	annel Bit 8. L	SB of the DS0) channel (last	bit to be

14. SIGNALING OPERATION

Each framer in the DS21Q42 contains provisions for both processor based (i.e., software based) signaling bit access and for hardware based access. Both the processor based access and the hardware based access can be used simultaneously if necessary. The processor based signaling is covered in Section 14.1 and the hardware based signaling is covered in Section 14.2.

14.1 PROCESSOR BASED SIGNALING

The robbed–bit signaling bits embedded in the T1 stream can be extracted from the receive stream and inserted into the transmit stream by each framer. There is a set of 12 registers for the receive side (RS1 to RS12) and 12 registers on the transmit side (TS1 to TS12). The signaling registers are detailed below. The CCR1.5 bit is used to control the robbed signaling bits as they appear at RSER. If CCR1.5 is set to zero, then the robbed signaling bits will appear at the RSER pin in their proper position as they are received. If CCR1.5 is set to a one, then the robbed signaling bit positions will be forced to a one at RSER. If hardware based signaling is being used, then CCR1.5 must be set to zero.

RS1 TO RS12: RECEIVE SIGNALING REGISTERS (Address=60 to 6B Hex)

(MSB)							(LSB)	
A(8)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	RS1 (60)
A(16)	A(15)	A(14)	A(13)	A(12)	A(11)	A(10)	A(9)	RS2 (61)
A(24)	A(23)	A(22)	A(21)	A(20)	A(19)	A(18)	A(17)	RS3 (62)
B(8)	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)	B(1)	RS4 (63)
B(16)	B(15)	B(14)	B(13)	B(12)	B(11)	B(10)	B(9)	RS5 (64)
B(24)	B(23)	B(22)	B(21)	B(20)	B(19)	B(18)	B(17)	RS6 (65)
A/C(8)	A/C(7)	A/C(6)	A/C(5)	A/C(4)	A/C(3)	A/C(2)	A/C(1)	RS7 (66)
A/C(16)	A/C(15)	A/C(14)	A/C(13)	A/C(12)	A/C(11)	A/C(10)	A/C(9)	RS8 (67)
A/C(24)	A/C(23)	A/C(22)	A/C(21)	A/C(20)	A/C(19)	A/C(18)	A/C(17)	RS9 (68)
B/D(8)	B/D(7)	B/D(6)	B/D(5)	B/D(4)	B/D(3)	B/D(2)	B/D(1)	RS10 (69)
B/D(16)	B/D(15)	B/D(14)	B/D(13)	B/D(12)	B/D(11)	B/D(10)	B/D(9)	RS11 (6A)
B/D(24)	B/D(23)	B/D(22)	B/D(21)	B/D(20)	B/D(19)	B/D(18)	B/D(17)	RS12 (6B)

SYMBOL	POSITION	NAME AND DESCRIPTION
D(24)	RS12.7	Signaling Bit D in Channel 24
A(1)	RS1.0	Signaling Bit A in Channel 1

Each Receive Signaling Register (RS1 to RS12) reports the incoming robbed bit signaling from eight DS0 channels. In the ESF framing mode, there can be up to four signaling bits

per channel (A, B, C, and D). In the D4 framing mode, there are only two signaling bits per channel (A and B). In the D4 framing mode, the framer will replace the C and D signaling bit positions with the A and B signaling bits from the previous multiframe. Hence, whether the framer is operated in either framing mode, the user needs only to retrieve the signaling bits every 3 ms. The bits in the Receive Signaling Registers are updated on multiframe boundaries so the user can utilize the Receive Multiframe Interrupt in the Receive Status Register 2 (SR2.7) to know when to retrieve the signaling bits. The Receive Signaling Registers are frozen and not updated during a loss of sync condition (SR1.0=1). They will contain the most recent signaling information before the "OOF" occurred. The signaling data reported in RS1 to RS12 is also available at the RSIG and RSER pins.

A change in the signaling bits from one multiframe to the next will cause the RSC status bit (SR2.0) to be set. The user can enable the INT* pin to toggle low upon detection of a change in signaling by setting the IMR2.0 bit. Once a signaling change has been detected, the user has at least $2.75~\mathrm{ms}$ to read the data out of the RS1 to RS12 registers before the data will be lost.

TS1 TO TS12: TRANSMIT SIGNALING REGISTERS (Address=70 to 7B Hex)

(MSB)							(LSB)	
A(8)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	TS1 (70)
A(16)	A(15)	A(14)	A(13)	A(12)	A(11)	A(10)	A(9)	TS2 (71)
A(24)	A(23)	A(22)	A(21)	A(20)	A(19)	A(18)	A(17)	TS3 (72)
B(8)	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)	B(1)	TS4 (73)
B(16)	B(15)	B(14)	B(13)	B(12)	B(11)	B(10)	B(9)	TS5 (74)
B(24)	B(23)	B(22)	B(21)	B(20)	B(19)	B(18)	B(17)	TS7 (75)
A/C(8)	A/C(7)	A/C(6)	A/C(5)	A/C(4)	A/C(3)	A/C(2)	A/C(1)	TS7 (76)
A/C(16)	A/C(15)	A/C(14)	A/C(13)	A/C(12)	A/C(11)	A/C(10)	A/C(9)	TS8 (77)
A/C(24)	A/C(23)	A/C(22)	A/C(21)	A/C(20)	A/C(19)	A/C(18)	A/C(17)	TS9 (78)
B/D(8)	B/D(7)	B/D(6)	B/D(5)	B/D(4)	B/D(3)	B/D(2)	B/D(1)	TS10 (79)
B/D(16)	B/D(15)	B/D(14)	B/D(13)	B/D(12)	B/D(11)	B/D(10)	B/D(9)	TS11 (7A)
B/D(24)	B/D(23)	B/D(22)	B/D(21)	B/D(20)	B/D(19)	B/D(18)	B/D(17)	TS12 (7B)

SYMBOL	POSITION	NAME AND DESCRIPTION
D(24)	TS12.7	Signaling Bit D in Channel 24
A(1)	TS1.0	Signaling Bit A in Channel 1

Each Transmit Signaling Register (TS1 to TS12) contains the Robbed Bit signaling for eight DS0 channels that will be inserted into the outgoing stream if enabled to do so via

TCR1.4. In the ESF framing mode, there can be up to four signaling bits per channel (A, B, C, and D). On multiframe boundaries, the framer will load the values present in the Transmit Signaling Register into an outgoing signaling shift register that is internal to the device. The user can utilize the Transmit Multiframe Interrupt in Status Register 2 (SR2.6) to know when to update the signaling bits. In the ESF framing mode, the interrupt will come every 3 ms and the user has a full 3ms to update the TSRs. In the D4 framing mode, there are only two signaling bits per channel (A and B). However in the D4 framing mode, the framer uses the C and D bit positions as the A and B bit positions for the next multiframe. The framer will load the values in the TSRs into the outgoing shift register every other D4 multiframe.

14.2 HARDWARE BASED SIGNALING

Receive Side

In the receive side of the hardware based signaling, there are two operating modes for the signaling buffer; signaling extraction and signaling re–insertion. Signaling extraction involves pulling the signaling bits from the receive data stream and buffering them over a four multiframe buffer and outputting them in a serial PCM fashion on a channel–by–channel basis at the RSIG output. This mode is always enabled. In this mode, the receive elastic store may be enabled or disabled. If the receive elastic store is enabled, then the backplane clock (RSYSCLK) can be either 1.544 MHz or 2.048 MHz. In the ESF framing mode, the ABCD signaling bits are output on RSIG in the lower nibble of each channel. The RSIG data is updated once a multiframe (3 ms) unless a freeze is in effect. In the D4 framing mode, the AB signaling bits are output twice on RSIG in the lower nibble of each channel. Hence, bits 5 and 6 contain the same data as bits 7 and 8 respectively in each channel. The RSIG data is updated once a multiframe (1.5 ms) unless a freeze is in effect. See the timing diagrams in Section 24 for some examples.

The other hardware based signaling operating mode called signaling re–insertion can be invoked by setting the RSRE control bit high (CCR4.7=1). In this mode, the user will provide a multiframe sync at the RSYNC pin and the signaling data will be re–aligned at the RSER output according to this applied multiframe boundary. In this mode, the elastic store must be enabled however the backplane clock can be either 1.544 MHz or 2.048 MHz.

If the signaling re–insertion mode is enabled, the user can control which channels have signaling re–insertion performed on a channel–by–channel basis by setting the RPCSI control bit high (CCR4.6) and then programming the RCHBLK output pin to go high in the channels in which the signaling re–insertion should not occur. If the RPCSI bit is set low, then signaling re–insertion will occur in all channels when the signaling re–insertion mode is enabled (RSRE=1). How to control the operation of the RCHBLK output pin is covered in Section 16.

In both hardware based signaling operating modes, the user has the option to replace all of the extracted robbed-bit signaling bit positions with ones. This option is enabled via the RFSA1 control bit (CCR4.5) and it can be invoked on a per-channel basis by setting the RPCSI control bit (CCR4.6) high and then programming RCHBLK appropriately just like the per-channel signaling re-insertion operates.

The signaling data in the four multiframe buffer will be frozen in a known good state upon either a loss of synchronization (OOF event), carrier loss, or frame slip. This action meets the requirements of BellCore TR—TSY-000170 for signaling freezing. To allow this freeze action to occur, the RFE control bit (CCR4.4) should be set high. The user can force a freeze by setting the RFF control bit (CCR4.3) high. The four multiframe buffer provides a three multiframe delay in the signaling bits provided at the RSIG pin (and at the RSER pin (RSEE=1). When freezing is enabled (RFE=1), the signaling data will be held in the last known good state until the corrupting error condition subsides. When the error condition subsides, the signaling data will be held in the old state for at least an additional 9 ms (or 4.5 ms in D4 framing mode) before being allowed to be updated with new signaling data.

Transmit Side

Via the THSE control bit (CCR4.2), the framer can be set up to take the signaling data presented at the TSIG pin and insert the signaling data into the PCM data stream that is being input at the TSER pin. The user has the ability to control which channels are to have signaling data from the TSIG pin inserted into them on a channel—by—channel basis by setting the TPCSI control bit (CCR4.1) high. When TPCSI is enabled, channels in which the TCHBLK output has been programmed to be set high in, will not have signaling data from the TSIG pin inserted into them. The hardware signaling insertion capabilities of the framer are available whether the transmit side elastic store is enabled or disabled. If the elastic store is enabled, the backplane clock (TSYSCLK) can be either 1.544 MHz or 2.048 MHz.

15. PER-CHANNEL CODE (IDLE) GENERATION AND LOOPBACK

Each framer in the DS21Q42 can replace data on a channel-by-channel basis in both the transmit and receive directions. The transmit direction is from the backplane to the T1 line and is covered in Section 15.1. The receive direction is from the T1 line to the backplane and is covered in Section 15.2.

15.1 TRANSMIT SIDE CODE GENERATION

In the transmit direction there are two methods by which channel data from the backplane can be overwritten with data generated by the framer. The first method which is covered in Section 15.1.1 was a feature contained in the original DS21Q41 while the second method which is covered in Section 15.1.2 is a new feature of the DS21Q42.

15.1.1 Simple Idle Code Insertion and Per-Channel Loopback

The first method involves using the Transmit Idle Registers (TIR1/2/3) to determine which of the 24 T1 channels should be overwritten with the code placed in the Transmit Idle Definition Register (TIDR). This method allows the same 8-bit code to be placed into any of the 24 T1 channels. If this method is used, then the CCR4.0 control bit must be set to zero.

Each of the bit position in the Transmit Idle Registers (TIR1/TIR2/TIR3) represent a DS0 channel in the outgoing frame. When these bits are set to a one, the corresponding channel will transmit the Idle Code contained in the Transmit Idle Definition Register (TIDR). Robbed bit signaling and Bit 7 stuffing will occur over the programmed Idle Code unless the DS0 channel is made transparent by the Transmit Transparency Registers.

The Transmit Idle Registers (TIRs) have an alternate function that allow them to define a Per–Channel LoopBack (PCLB). If the TIRFS control bit (CCR4.0) is set to one, then the TIRs will determine which channels (if any) from the backplane should be replaced with the data from the receive side or in other words, off of the T1 line. If this mode is enabled, then transmit and receive clocks and frame syncs must be synchronized. One method to accomplish this would be to tie RCLK to TCLK and RFSYNC to TSYNC.

TIR1/TIR2/TIR3: TRANSMIT IDLE REGISTERS (Address=3C to 3E Hex) [Also used for Per–Channel Loopback]

(MSB)							(LSB)	
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	TIR1 (3C)

CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	TIR2 (3D)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	TIR3 (3E)

SYMBOLS POSITIONS NAME AND DESCRIPTION

CH1 - 24 TIR1.0 - 3.7 Transmit Idle Code Insertion Control Bits.

0= do not insert the Idle Code in the TIDR into this channel 1= insert the Idle Code in the TIDR into this channel

NOTE:

If CCR4.0=1, then a zero in the TIRs implies that channel data is to be sourced from TSER and a one implies that channel data is to be sourced from the output of the receive side framer (i.e., Per–Channel Loopback; see Figure 6–1)

TIDR: TRANSMIT IDLE DEFINITION REGISTER (Address=3F Hex)

(MSB)							(LSB)		
TIDR7	TIDR6	TIDR5	TIDR4	TIDR3	TIDR2	TIDR1	TIDR0		
SYMBOL	POSITION NAME AND DESCRIPTION								
TIDR7	TIDR7 TIDR.7		MSB of the Idle Code (this bit is transmitted first)						
TIDR0 TIDR.0			LSB of the Idle Code (this bit is transmitted last)						

15.1.2 Per-Channel Code Insertion

The second method involves using the Transmit Channel Control Registers (TCC1/2/3) to determine which of the 24 T1 channels should be overwritten with the code placed in the Transmit Channel Registers (TC1 to TC24). This method is more flexible than the first in that it allows a different 8-bit code to be placed into each of the 24 T1 channels.

 $\textbf{TC1 TO TC24: TRANSMIT CHANNEL REGISTERS} \ (Address=40 \ to \ 4F \ and \ 50 \ to \ 57 \ Hex) \ (for brevity, only channel one is shown; see Table 8-1 for other register address)$

(MSB)							(LSB)	
C7	C6	C5	C4	C3	C2	C1	C0	TC1 (50)

SYMBOL POSITION NAME AND DESCRIPTION

C7	TC1.7	MSB of the Code (this bit is transmitted first)
C0	TC1.0	LSB of the Code (this bit is transmitted last)

TCC1/TCC2/TCC3: TRANSMIT CHANNEL CONTROL REGISTER (Address=16 to 18 Hex)

(MSB)							(LSB)	
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	TCC1 (16)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	TCC2 (17)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	TCC3 (18)

SYMBOL	POSITION	NAME AND DESCRIPTION
CH1 - 24	TCC1.0 - 3.7	Transmit Code Insertion Control Bits 0 = do not insert data from the TC register into the transmit data stream 1. insert data from the TC register into the transmit data stream

15.2 RECEIVE SIDE CODE GENERATION

In the receive direction there are also two methods by which channel data to the backplane can be overwritten with data generated by the framer. The first method which is covered in Section 15.2.1 was a feature contained in the original DS21Q41 while the second method which is covered in Section 15.2.2 is a new feature of the DS21Q42.

15.2.1 Simple Code Insertion

The first method on the receive side involves using the Receive Mark Registers (RMR1/2/3) to determine which of the 24 T1 channels should be overwritten with either a 7Fh idle code or with a digital milliwatt pattern. The RCR2.7 bit will determine which code is used. The digital milliwatt code is an eight byte repeating pattern that represents a 1 KHz sine wave (1E/0B/0B/1E/9E/8B/8B/9E). Each bit in the RMRs, represents a particular channel. If a bit is set to a one, then the receive data in that channel will be replaced with one of the two codes. If a bit is set to zero, no replacement occurs.

RMR1/RMR2/RMR3: RECEIVE MARK REGISTERS (Address=2D to 2F Hex)

(MSB) (LSB)

101899 /1268

CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	RMR1(2D)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	RMR2(2E)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	RMR3(2F)

SYMBOLS P CH1 - 24 R

POSITIONS RMR1.0 - 3.7 NAME AND DESCRIPTION Receive Channel Mark Control Bits

0 =do not affect the receive data associated with this channel 1 = replace the receive data associated with this channel with either the idle code or the digital milliwatt code (depends on the RCR2.7 bit) $\,$

15.2.2 Per-Channel Code Insertion

The second method involves using the Receive Channel Control Registers (RCC1/2/3) to determine which of the 24 T1 channels off of the T1 line and going to the backplane should be overwritten with the code placed in the Receive Channel Registers (RC1 to RC24). This method is more flexible than the first in that it allows a different 8–bit code to be placed into each of the 24 T1 channels.

RC1 TO RC24: RECEIVE CHANNEL REGISTERS (Address=58 to 5F and 80 to 8F Hex) (for brevity, only channel one is shown; see Table 8-1 for other register address)

(MSB)			(LSB)						
C7	C6	C5	C4	C3	C2	C1	C0	RC1 (80)	
SYMBO C7 C0		OSITION RC1.7 RC1.0		Code (this b	it is sent firs	st to the back to the backp	. ,		

RCC1/RCC2/RCC3: RECEIVE CHANNEL CONTROL REGISTER (Address=1B to 1D Hex)

(MSB)							(LSB)	_
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	RCC1 (1B)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	RCC2 (1C)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	RCC3 (1D)

SYMBOL POSITION NAME AND DESCRIPTION

101899

/12699

CH1 - 24 RCC1.0 - 3.7

Receive Code Insertion Control Bits 0 = do not insert data from the RC register into the receive data stream
1 = insert data from the RC register into the receive data stream

16. CLOCK BLOCKING REGISTERS

The Receive Channel Blocking Registers (RCBR1/RCBR2/RCBR3) and the Transmit Channel Blocking Registers (TCBR1/TCBR2/TCBR3) control the RCHBLK and TCHBLK pins respectively. The RCHBLK and TCHCLK pins are user programmable outputs that can be forced either high or low during individual channels. These outputs can be used to block clocks to a USART or LAPD controller in Fractional T1 or ISDN–PRI applications. When the appropriate bits are set to a one, the RCHBLK and TCHCLK pins will be held high during the entire corresponding channel time. See the timing in Section 24 for an example.

$\textbf{RCBR1/RCBR2/RCBR3: RECEIVE CHANNEL BLOCKING REGISTERS} \hspace{0.1cm} (\textbf{Address=6C to 6E Hex}) \\$

(MSB)							(LSB)	
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	RCBR1 (6C)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	RCBR2 (6D)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	RCBR3 (6E)

SYMBOLS POSITIONS NAME AND DESCRIPTION
CH1 - 24 RCBR1.0 - 3.7 Receive Channel Blocking Control Bits.

0 = force the RCHBLK pin to remain low during this channel time

1 = force the RCHBLK pin high during this channel time

TCBR1/TCBR2/TCBR3: TRANSMIT CHANNEL BLOCKING REGISTERS (Address=32 to 34 Hex)

(MSB)							(LSB)	_
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	TCBR1 (32)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	TCBR2 (33)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	TCBR3 (34)

SYMBOLS POSITIONS NAME AND DESCRIPTION

 $CH1 - 24 \qquad TCBR1.0 - 3.7 \quad \textbf{Transmit Channel Blocking Control Bits.}$

0 = force the TCHBLK pin to remain low during this channel time

1 = force the TCHBLK pin high during this channel time

17. ELASTIC STORES OPERATION

Each framer in the DS21Q42 contains dual two-frame (386 bits) elastic stores, one for the receive direction, and one for the transmit direction. These elastic stores have two main purposes. First, they can be used to rate convert the T1 data stream to 2.048 Mbps (or a multiple of 2.048 Mbps) which is the E1 rate. Secondly, they can be used to absorb the differences in frequency and phase between the T1 data stream and an asynchronous (i.e., not frequency locked) backplane clock (which can be 1.544 MHz or 2.048 MHz). The backplane clock can burst at rates up to 8.192 MHz. Both elastic stores contain full controlled slip capability which is necessary for this second purpose. Both elastic stores within the framer are fully independent and no restrictions apply to the sourcing of the various clocks that are applied to them. The transmit side elastic store can be enabled whether the receive elastic store is enabled or disabled and vice versa. Also, each elastic store can interface to either a 1.544 MHz or 2.048 MHz backplane without regard to the backplane rate the other elastic store is interfacing.

Two mechanisms are available to the user for resetting the elastic stores. The Elastic Store Reset (TX - CCR7.4 & RX - CCR7.5) function forces the elastic stores to a depth of one frame unconditionally. Data is lost during the reset. The second method, the Elastic Store Align (TX - CCR6.5 & RX - CCR6.6) forces the elastic store depth to a minimum depth of half a frame only if the current pointer separation is already less then half a frame. If a realignment occurs data is lost. In both mechanisms, independent resets are provided for both the receive and transmit elastic stores.

17.1 RECEIVE SIDE

If the receive side elastic store is enabled (CCR1.2=1), then the user must provide either a 1.544 MHz (CCR1.3=0) or 2.048 MHz (CCR1.3=1) clock at the RSYSCLK pin. The user has the option of either providing a frame/multiframe sync at the RSYNC pin (RCR2.3=1) or having the RSYNC pin provide a pulse on frame boundaries (RCR2.3=0). If the user wishes to obtain pulses at the frame boundary, then RCR2.4 must be set to zero and if the user wishes to have pulses occur at the multiframe boundary, then RCR2.4 must be set to one. The framer will always indicate frame boundaries via the RFSYNC output whether the elastic store is enabled or not. If the elastic store is enabled, then multiframe boundaries will be indicated via the RMSYNC output. If the user selects to apply a 2.048 MHz clock to the RSYSCLK pin, then the data output at RSER will be forced to all ones every fourth channel. Hence channels 1 (except for the MSB), 5, 9, 13, 17, 21, 25, and 29 (timeslots 0, 4, 8, 12, 16, 20, 24, and 28) will be forced to a one. The F-bit will be passed in the MSB of channel 1. Also, in 2.048 MHz applications, the RCHBLK output will be forced high during the same channels as the RSER pin. See Section 23 for more details. This is useful in T1 to CEPT (E1) conversion applications. If the 386-bit elastic buffer either fills or empties, a controlled slip will occur. If the buffer empties, then a full frame of data (193 bits) will be repeated at RSER and the SR1.4 and RIR1.3 bits will be set to a one. If the buffer

fills, then a full frame of data will be deleted and the SR1.4 and RIR1.4 bits will be set to a

17.2 TRANSMIT SIDE

The operation of the transmit elastic store is very similar to the receive side. The transmit side elastic store is enabled via CCR1.7. A 1.544 MHz (CCR1.4=0) or 2.048 MHz (CCR1.4=1) clock can be applied to the TSYSCLK input. If the user selects to apply a 2.048 MHz clock to the TSYSCLK pin, then the data input at TSER will be ignored every fourth channel. Hence channels 1 (except for the MSB), 5, 9, 13, 17, 21, 25, and 29 (timeslots 0, 4, 8, 12, 16, 20, 24, and 28) will be ignored. A special case exists for the MSB of channel 1. Via TCR1.6 the MSB of channel 1 can be sampled as the F-bit. The user must supply a 8 KHz frame sync pulse to the TSSYNC input. Also, in 2.048 MHz applications, the TCHBLK output will be forced high during the channels ignored by the framer. See Section 23 for more details. Controlled slips in the transmit elastic store are reported in the RIR2.3 bit and the direction of the slip is reported in the RIR2.5 and RIR2.4

17.3 MINIMUM DELAY SYNCHRONOUS RSYSCLK/TSYSCLK MODE

In applications where the framer is connected to backplanes that are frequency locked to the recovered T1 clock (i.e., the RCLK output), the full two frame depth of the onboard elastic stores is really not needed. In fact, in some delay sensitive applications, the normal two frame depth may be excessive. Register bits CCR3.7 and CCR3.0 control the RX and TX elastic stores depths. In this mode, RSYSCLK and TSYSCLK must be tied together and they must be frequency locked to RCLK. All of the slip contention logic in the framer is disabled (since slips cannot occur). Also, since the buffer depth is no longer two frames deep, the framer must be set up to source a frame pulse at the RSYNC pin and this output must be tied to the TSSYNC input. On power–up after the RSYSCLK and TSYSCLK signals have locked to the RCLK signal, the elastic stores should be reset.

18. HDLC CONTROLLER

The DS21Q42 has an enhanced HDLC controller configurable for use with the Facilities Data Link or DS0s. There are 64 byte buffers in both the transmit and receive paths. The user can select any DS0 or multiple DS0s as well as any specific bits within the DS0(s) to pass through the HDLC controller. See Figure 24-15 for details on formatting the transmit side. Note that TBOC.6 = 1 and TDC1.7 = 1 cannot exist without corrupting the data in the FDL. For use with the FDL, see section 19.1. See Table 18-1 for configuring the transmit HDLC controller.

Four new registers were added for the enhanced functionality of the HDLC controller; RDC1, RDC2, TDC1, and TDC2. Note that the BOC controller is functional when the HDLC controller is used for DS0s. Section 19 contains all of the HDLC and BOC registers and information on FDL/Fs Extraction and Insertion with and without the HDLC controller.

Transmit HDLC Configuration Table 18-1

Function	TBOC.6	TDC1.7	TCR1.2
DS0(s)	0	1	1 or 0
FDL	1	0	1
Disable	0	0	1 or 0

18.1 HDLC for DS0s

When using the HDLC controllers for DS0s, the same registers shown in section 19 will be used except for the TBOC and RBOC registers and bits HCR.7, HSR.7, and HIMR.7. As a basic guideline for interpreting and sending HDLC messages and BOC messages, the following sequences can be applied.

Receive a HDLC Message

- 1. Enable RPS interrupts
- 2. Wait for interrupt to occur
- 3. Disable RPS interrupt and enable either RPE, RNE, or RHALF interrupt
- 4. Read RHIR to obtain REMPTY status
 - a. If REMPTY=0, then record OBYTE, CBYTE, and POK bits and then read the FIFO $\,$
 - a1. If CBYTE=0 then skip to step 5
 - a2. If CBYTE=1 then skip to step 7
 - b. If REMPTY=1, then skip to step 6

- 5. Repeat step 4
- 6. Wait for interrupt, skip to step 4
- 7. If POK=0, then discard whole packet, if POK=1, accept the packet
- 8. Disable RPE, RNE, or RHALF interrupt, enable RPS interrupt and return to step 1.

Transmit a HDLC Message

- 1. Make sure HDLC controller is done sending any previous messages and is current sending flags by checking that the FIFO is empty by reading the TEMPTY status bit in the THIR register
- 2. Enable either the THALF or TNF interrupt
- 3. Read THIR to obtain TFULL status
 - a. If TFULL=0, then write a byte into the FIFO and skip to next step (special case occurs when the last byte is to be written, in this case set TEOM=1 before writing the byte and then skip to step 6)
 - b. If TFULL=1, then skip to step 5
- 4. Repeat step 3
- 5. Wait for interrupt, skip to step 3
- 6. Disable THALF or TNF interrupt and enable TMEND interrupt
- 7. Wait for an interrupt, then read TUDR status bit to make sure packet was transmitted correctly.

19. FDL/Fs EXTRACTION AND INSERTION

Each Framer/Formatter has the ability to extract/insert data from/ into the Facility Data Link (FDL) in the ESF framing mode and from/into Fs-bit position in the D4 framing mode. Since SLC-96 utilizes the Fs-bit position, this capability can also be used in SLC-96 applications. The DS21Q42 contains a complete HDLC and BOC controller for the FDL and this operation is covered in Section 19.1. To allow for backward compatibility between the DS21Q42 and earlier devices, the DS21Q42 maintains some legacy functionality for the FDL and this is covered in Section 19.2. Section 19.3 covers D4 and SLC-96 operation. Please contact the factory for a copy of C language source code for implementing the FDL on the DS21Q42.

19.1 HDLC AND BOC CONTROLLER FOR THE FDL

19.1.1 General Overview

The DS21Q42 contains a complete HDLC controller with 64-byte buffers in both the transmit and receive directions as well as separate dedicated hardware for Bit Oriented Codes (BOC). The HDLC controller performs all the necessary overhead for generating and receiving Performance Report Messages (PRM) as described in ANSI T1.403 and the

messages as described in AT&T TR54016. The HDLC controller automatically generates and detects flags, generates and checks the CRC check sum, generates and detects abort sequences, stuffs and destuffs zeros (for transparency), and byte aligns to the HDLC data stream. The 64–byte buffers in the HDLC controller are large enough to allow a full PRM to be received or transmitted without host intervention. The BOC controller will automatically detect incoming BOC sequences and alert the host. When the BOC ceases, the DS21Q42 will also alert the host. The user can set the device up to send any of the possible 6–bit BOC codes.

There are thirteen registers that the host will use to operate and control the operation of the HDLC and BOC controllers. A brief description of the registers is shown in Table 19–1.

HDLC/BOC CONTROLLER REGISTER LIST Table 19-1

NAME	FUNCTION
HDLC Control Register (HCR)	general control over the HDLC and BOC
	controllers
HDLC Status Register (HSR)	key status information for both transmit and
	receive directions
HDLC Interrupt Mask Register (HIMR)	allows/stops status bits to/from causing an interrupt
Receive HDLC Information Register (RHIR)	status information on receive HDLC controller
Receive BOC Register (RBOC)	status information on receive BOC controller
Receive HDLC FIFO Register (RHFR)	access to 64-byte HDLC FIFO in receive direction
Receive HDLC DS0 Control Register 1 (RDC1)	controls the HDLC function when used on DS0
Receive HDLC DS0 Control Register 2 (RDC2)	channels
Transmit HDLC Information Register (THIR)	status information on transmit HDLC controller
Transmit BOC Register (TBOC)	enables/disables transmission of BOC codes
Transmit HDLC FIFO Register (THFR)	access to 64-byte HDLC FIFO in transmit direction
Transmit HDLC DS0 Control Register 1 (TDC1)	controls the HDLC function when used on DS0
Transmit HDLC DS0 Control Register 2 (TDC2)	channels

19.1.2 Status Register for the HDLC

Four of the HDLC/BOC controller registers (HSR, RHIR, RBOC, and THIR) provide status information. When a particular event has occurred (or is occurring), the appropriate bit in one of these four registers will be set to a one. Some of the bits in these four HDLC status

registers are latched and some are real time bits that are not latched. Section 19.1.4 contains register descriptions that list which bits are latched and which are not. With the latched bits, when an event occurs and a bit is set to a one, it will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again. The real time bits report the current instantaneous conditions that are occurring and the history of these bits is not latched.

Like the other status registers in the DS21Q42, the user will always proceed a read of any of the four registers with a write. The byte written to the register will inform the DS21Q42 which of the latched bits the user wishes to read and have cleared (the real time bits are not affected by writing to the status register). The user will write a byte to one of these registers, with a one in the bit positions he or she wishes to read and a zero in the bit positions he or she does not wish to obtain the latest information on. When a one is written to a bit location, the read register will be updated with current value and it will be cleared. When a zero is written to a bit position, the read register will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. The read result should be logically AND'ed with the mask byte that was just written and this value should be written back into the same register to insure that bit does indeed clear. This second write step is necessary because the alarms and events in the status registers occur asynchronously in respect to their access via the parallel port. This write-read-write (for polled driven access) or write-read (for interrupt driven access) scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS21Q42 with higher-order software languages.

Like the SR1 and SR2 status registers, the HSR register has the unique ability to initiate a hardware interrupt via the INT* output pin. Each of the events in the HSR can be either masked or unmasked from the interrupt pin via the HDLC Interrupt Mask Register (HIMR). Interrupts will force the INT* pin low when the event occurs. The INT* pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur. Basic Operation Details

To allow the framer to properly source/receive data from/to the HDLC and BOC controller the legacy FDL circuitry (which is described in Section 19.2) should be disabled and the following bits should be programmed as shown:

TCR1.2 = 1 (source FDL data from the HDLC and BOC controller)

TBOC.6 = 1 (enable HDLC and BOC controller)

CCR2.5 = 0 (disable SLC-96 and D4 Fs-bit insertion)

CCR2.4 = 0 (disable legacy FDL zero stuffer)

CCR2.1 = 0 (disable SLC-96 reception)

CCR2.0 = 0 (disable legacy FDL zero stuffer)

IMR2.4 = 0 (disable legacy receive FDL buffer full interrupt)

IMR2.3 = 0 (disable legacy transmit FDL buffer empty interrupt)

```
IMR2.2 = 0 (disable legacy FDL match interrupt) IMR2.1 = 0 (disable legacy FDL abort interrupt).
```

As a basic guideline for interpreting and sending both HDLC messages and BOC messages, the following sequences can be applied:

Receive a HDLC Message or a BOC

- 1. Enable RBOC and RPS interrupts
- 2. Wait for interrupt to occur
- 3. If RBOC=1, then follow steps 5 and 6
- 4. If RPS=1, then follow steps 7 through 12
- 5. If LBD=1, a BOC is present, then read the code from the RBOC register and take action as needed
- 6. If BD=0, a BOC has ceased, take action as needed and then return to step 1
- 7. Disable RPS interrupt and enable either RPE, RNE, or RHALF interrupt
- 8. Read RHIR to obtain REMPTY status a. if REMPTY=0, then record OBYTE, CBYTE, and POK bits and then read the FIFO a1. if CBYTE=0 then skip to step 9 a2. if CBYTE=1 then skip to step 11 b. if REMPTY=1, then skip to step 10
- 9. Repeat step 8
- 10. Wait for interrupt, skip to step 8
- 11. If POK=0, then discard whole packet, if POK=1, accept the packet 12. disable RPE, RNE, or RHALF interrupt, enable RPS interrupt and return to step 1.

Transmit a HDLC Message

- 1. Make sure HDLC controller is done sending any previous messages and is current sending flags by checking that the FIFO is empty by reading the TEMPTY status bit in the THIR register
- 2. Enable either the THALF or TNF interrupt
- 3. Read THIR to obtain TFULL status a. if TFULL=0, then write a byte into the FIFO and skip to next step (special case occurs when the last byte is to be written, in this case set TEOM=1 before writing the byte and then skip to step 6) b. if TFULL=1, then skip to step
- 4. Repeat step 3
- 5. Wait for interrupt, skip to step 3
- 6. Disable THALF or TNF interrupt and enable TMEND interrupt
- 7. Wait for an interrupt, then read TUDR status bit to make sure packet was transmitted correctly.

Transmit a BOC

1. Write 6-bit code into TBOC

2. Set SBOC bit in TBOC=1

19.1.3 HDLC/BOC Register Description

HCR: HDLC CONTROL REGISTER (Address = 00 Hex)

(MSB)							(LSB)
RBR	RHR	TFS	THR	TABT	TEOM	TZSD	TCRCD
SYMBOL	POSI	TION N	AME AND DE	ESCRIPTION	Ī		
RBR	HC		eceive BOC R				C circuitry.
RHR	HC	R.6 R	Receive HDLC Reset. A 0 to 1 transition will reset the HDLC controller. Must be cleared and set again for a subsequent reset.				
TFS	HC	R.5 Tr	ransmit Flag/I = 7Eh = FFh		Ü	•	
THR	HC	Н	ransmit HDLC DLC controller et again for a su	and the trans	mit BOC circi		
TABT	HC	HCR.3 Transmit Abort. A 0 to 1 transition will cause the FI dumped and one FEh abort to be sent followed by 7I flags/idle until a new packet is initiated by writing ne FIFO. Must be cleared and set again for a subsequen				ed by 7Eh or I riting new data	Fh into the
TEOM	HCR.2 Transmit End of Message. Should be set to a one just data byte of a HDLC packet is written into the transmit The HDLC controller will clear this bit when the last b transmitted.				a one just befo e transmit FIF	ore the last O at THFR.	
TZSD	HC	0	ransmit Zero S = enable the ze = disable the ze	ero stuffer (no			
TCRCD	HC	0	ransmit CRC = enable CRC = disable CRC	generation (no	ormal operation	on)	

HSR: HDLC STATUS REGISTER (Address = 01 Hex)

(MSB)							(LSB)	
RBOC	RPE	RPS	RHALF	RNE	THALF	TNF	TMEND	l

SYMBOL POSITION NAME AND DESCRIPTION

RBOC	HSR.7	Receive BOC Detector Change of State. Set whenever the BOC
		detector sees a change of state from a BOC Detected to a No Valid
		Code seen or vice versa. The setting of this bit prompt the user to read
		the RBOC register for details.
RPE	HSR.6	Receive Packet End. Set when the HDLC controller detects either the finish of a valid message (i.e., CRC check complete) or when the
		controller has experienced a message fault such as a CRC checking error, or an overrun condition, or an abort has been seen. The setting
		of this bit prompts the user to read the RHIR register for details.
RPS	HSR.5	Receive Packet Start. Set when the HDLC controller detects an
		opening byte. The setting of this bit prompts the user to read the RHIR
		register for details.
RHALF	HSR.4	Receive FIFO Half Full. Set when the receive 64-byte FIFO fills
		beyond the half way point. The setting of this bit prompts the user to
D. 17	TTOTAL O	read the RHIR register for details.
RNE	HSR.3	Receive FIFO Not Empty. Set when the receive 64–byte FIFO has at
		least one byte available for a read. The setting of this bit prompts the
THALF	HSR.2	user to read the RHIR register for details.
ITALF	П3К.2	Transmit FIFO Half Empty. Set when the transmit 64-byte FIFO
		empties beyond the half way point. The setting of this bit prompts the user to read the THIR register for details.
TNF	HSR.1	Transmit FIFO Not Full. Set when the transmit 64–byte FIFO has at
1111	TISIC.1	least one byte available. The setting of this bit prompts the user to read
		the THIR register for details.
TMEND	HSR.0	Transmit Message End. Set when the transmit HDLC controller has
		finished sending a message. The setting of this bit prompts the user to
		read the THIR register for details.

NOTE: The RBOC, RPE, RPS, and TMEND bits are latched and will be cleared when read.

HIMR: HDLC INTERRUPT MASK REGISTER (Address = 02 Hex)

(MSB)							(LSB)
RBOC	RPE	RPS	RHALF	RNE	THALF	TNF	TMEND
SYMBOI	L POSIT	TION N	AME AND DE	SCRIPTION			
RBOC	HIM	R.7 F	eceive BOC De	tector Chan	ge of State.		
			= interrupt masl		5		
		1	= interrupt enab	oled			
RPE	HIM	R.6 F	eceive Packet E	ind.			
			= interrupt masl				
			= interrupt enab	oled			
RPS	HIM	R.5 F	eceive Packet S	Start.			
		0	= interrupt masl	ked			
		1	= interrupt enab	oled			

RHALF	HIMR.4	Receive FIFO Half Full. 0 = interrupt masked
RNE	HIMR.3	1 = interrupt enabled Receive FIFO Not Empty. 0 = interrupt masked
THALF	HIMR.2	1 = interrupt enabled Transmit FIFO Half Empty. 0 = interrupt masked
TNF	HIMR.1	1 = interrupt enabled Transmit FIFO Not Full. 0 = interrupt masked
TMEND	HIMR.0	1 = interrupt enabled Transmit Message End. 0 = interrupt masked 1 = interrupt enabled

RHIR: RECEIVE HDLC INFORMATION REGISTER (Address = 03 Hex)

(MSB)							(LSB)	
RABT	RCRCE	ROVR	RVM	REMPTY	POK	CBYTE	OBYTE	
SYMBOL			ME AND DI	ESCRIPTION				
RABT	RHI	210	ort Sequence more ones in	e Detected. Set a row.	whenever th	e HDLC conti	roller sees 7	
RCRCE	RHI	R.6 CF	C Error. Se	t when the CRC	checksum is	in error.		
ROVR	RHI			nen the HDLC full receive FIF		attempted to	write a byte	
RVM	RHI	· · · · · · · · · · · · · · · · · · ·	Valid Message. Set when the HDLC controller has detected and checked a complete HDLC packet.					
REMPTY	RHI		Empty. A real-time bit that is set high when the receive FIFO is empty.					
POK	OK RHIR.2 Packet OK. Set when the byte available FIFO at RHFR is the last byte of a valid was seen, no overrun occurred, and the				of a valid mes	sage (and hen	ce no abort	
CBYTE	RHI	FII		et when the byte of				
OBYTE	RHI	O _F	0.	Set when the by s the first byte o		_	the receive	

NOTE: The RABT, RCRCE, ROVR, and RVM bits are latched and will be cleared when read.

RBOC: RECEIVE BIT ORIENTED CODE REGISTER (Address = 04 Hex)

	(MSB)							(LSB)
	LBD	BD	BOC5	BOC4	BOC3	BOC2	BOC1	BOC0
-	SYMBOL	POSIT	TION NA	ME AND DE	SCRIPTION			
	LBD	RBO	C.7 La	tched BOC D	etected. A lat	ched version of	of the BD state	us bit
			(RI	BOC.6). Will I	e cleared who	en read.		
	BD	RBO	C.6 BC	BOC Detected. A real-time bit that is set high when the BOC				
				ector is presen			and set low w	vhen no
				C is currently	being detecte	d.		
	BOC5	RBO	C.5 BO	C Bit 5. Last	bit received o	f the 6-bit cod	de word.	
	BOC4	RBO	RBOC.4 BOC Bit 4.					
	BOC3	RBO	C.3 BO	BOC Bit 3.				
	BOC2	RBO	C.2 BO	BOC Bit 2.				
	BOC1	RBO	C.1 BO	C Bit 1.				
	BOC0	RBO	C.0 BO	C Bit 0. First	bit received o	f the 6-bit co	de word.	

- NOTE:

 1. The LBD bit is latched and will be cleared when read.

 2. The RBOC0 to RBOC5 bits display the last valid BOC code verified; these bits will be set to all ones on reset.

RHFR: RECEIVE HDLC FIFO (Address = 05 Hex)

(MSB)							(LSB)
HDLC7	HDLC6	HDLC	5 HDLC4	HDLC3	HDLC2	HDLC1	HDLC0
SYMBOL	POSIT	TON	NAME AND DE	SCRIPTION			
HDLC7	RHF	R.7	HDLC Data Bit	7. MSB of a H	IDLC packet	data byte.	
HDLC6	RHF	R.6	HDLC Data Bit	6.			
HDLC5	RHF	R.5	HDLC Data Bit	5.			
HDLC4	RHF	R.4	HDLC Data Bit	4.			
HDLC3	RHF	R.3	HDLC Data Bit	3.			
HDLC2	RHF	R.2	HDLC Data Bit	2.			
HDLC1	RHF	R.1	HDLC Data Bit	1.			
HDLC0	RHF	R.0	HDLC Data Bit	0. LSB of a H	DLC packet d	lata byte.	

THIR: TRANSMIT HDLC INFORMATION (Address = 06 Hex)

(MSB)							(LSB)
_	_	_	_	_	TEMPTY	TFULL	TUDR

SYMBOL	POSITION	NAME AND DESCRIPTION
-	THIR.7	Not Assigned. Could be any value when read.
_	THIR.6	Not Assigned. Could be any value when read.
-	THIR.5	Not Assigned. Could be any value when read.
_	THIR.4	Not Assigned. Could be any value when read.
_	THIR.3	Not Assigned. Could be any value when read.
TEMPTY	THIR.2	Transmit FIFO Empty. A real-time bit that is set high when the FIFO is empty.
TFULL	THIR.1	Transmit FIFO Full. A real–time bit that is set high when the FIFO is full.
TUDR	THIR.0	Transmit FIFO Underrun. Set when the transmit FIFO unwantedly empties out and an abort is automatically sent.

NOTE: The TUDR bit is latched and will be cleared when read.

TBOC: TRANSMIT BIT ORIENTED CODE (Address = 07 Hex)

	(MSB)							(LSB)			
	SBOC	HBEN	BOC5	BOC4	BOC3	BOC2	BOC1	BOC0			
-	SYMBOL	POSIT	TION NA	NAME AND DESCRIPTION							
	SBOC	TBO	C.7 Se	Send BOC. Rising edge triggered. Must be transitioned from a 0 to a 1							
			tra	transmit the BOC code placed in the BOC0 to BOC5 bits instead of							
			da	data from the HDLC controller.							
	HBEN	TBO	C.6 Tr	Transmit HDLC & BOC Controller Enable.							
			0 =	0 = source FDL data from the TLINK pin							
			1 :	1 = source FDL data from the onboard HDLC and BOC controller							
	BOC5	TBO	C.5 BC	BOC Bit 5. Last bit transmitted of the 6-bit code word.							
	BOC4	TBO	C.4 BC	OC Bit 4.							
	BOC3	TBO	C.3 BC	BOC Bit 3.							
	BOC2	TBO	C.2 BC	BOC Bit 2.							
	BOC1	TBO	C.1 BC	BOC Bit 1.							
	BOC0	TBO	C.0 BC	BOC Bit 0. First bit transmitted of the 6-bit code word.							

THFR: TRANSMIT HDLC FIFO (Address = 08 Hex)

(MSB)							(LSB)	
HDLC7	HDLC6	HDLC5	HDLC4	HDLC3	HDLC2	HDLC1	HDLC0	

SYMBOL	POSITION	NAME AND DESCRIPTION
HDLC7	THFR.7	HDLC Data Bit 7. MSB of a HDLC packet data byte.
HDLC6	THFR.6	HDLC Data Bit 6.
HDLC5	THFR.5	HDLC Data Bit 5.
HDLC4	THFR.4	HDLC Data Bit 4.
HDLC3	THFR.3	HDLC Data Bit 3.
HDLC2	THFR.2	HDLC Data Bit 2.
HDLC1	THFR.1	HDLC Data Bit 1.
HDLC0	THFR.0	HDLC Data Bit 0. LSB of a HDLC packet data byte.

RDC1: RECEIVE HDLC DS0 CONTROL REGISTER 1 (Address = 90 Hex)

(MSB)							(LSB)			
RDS0E		RDS0M	RD4	RD3	RD2	RD1	RD0			
SYMBOL	POSIT	TION NA	NAME AND DESCRIPTION							
RDS0E	RDC	1.7 H I	HDLC DS0 Enable.							
- RDS0M	- RDC1.6			0 = use receive HDLC controller for the FDL. 1 = use receive HDLC controller for one or more DS0 channels. Not Assigned. Should be set to 0. DS0 Selection Mode. 0 = utilize the RD0 to RD4 bits to select which single DS0 channel to use. 1 = utilize the RCHBLK control registers to select which DS0 channels to use.						
RD4	RDC	1.4 DS	DS0 Channel Select Bit 4. MSB of the DS0 channel select.							
RD3	RDC	1.3 DS	60 Channel Sel	ect Bit 3.						
RD2	RDC	1.2 DS	60 Channel Sel	ect Bit 2.						
RD1	RDC	1.1 DS	DS0 Channel Select Bit 1.							
RD0	RDC	1.0 D S	DS0 Channel Select Bit 0. LSB of the DS0 channel select.							

RDC2: RECEIVE HDLC DS0 CONTROL REGISTER 2 (Address = 91 Hex)

	(MSB)							(LSB)		
	RDB8	RDB7	RDB6	RDB5	RDB4	RDB3	RDB2	RDB1		
L	SYMBOL RDB8	POSITI	22.7 DS fro	ME AND DE	ess Enable. M	SB of the DS0		•		
	RDB6	RDC	D O	DS0 Bit 7 Suppress Enable. Set to one to stop this bit from being used. DS0 Bit 6 Suppress Enable. Set to one to stop this bit from being used.						

RDB5	RDC2.4	DS0 Bit 5 Suppress Enable. Set to one to stop this bit from being used.
RDB4	RDC2.3	DS0 Bit 4 Suppress Enable. Set to one to stop this bit from being used.
RDB3	RDC2.2	DS0 Bit 3 Suppress Enable. Set to one to stop this bit from being used.
RDB2	RDC2.1	DS0 Bit 2 Suppress Enable. Set to one to stop this bit from being used.
RDB1	RDC2.0	DS0 Bit 1 Suppress Enable. LSB of the DS0. Set to one to stop this bit
		from being used.

TDC1: TRANSMIT HDLC DS0 CONTROL REGISTER 1 (Address = 92 Hex)

	(LSB)					
TD1	TD0					
1 = use transmit HDLC controller for one or more DS0 channels.						
le DS0 c	hannel to					
use.						
1 = utilize the TCHBLK control registers to select which DS0 channels						
to use.						
DS0 Channel Select Bit 4. MSB of the DS0 channel select.						
DS0 Channel Select Bit 1.						
DS0 Channel Select Bit 0. LSB of the DS0 channel select.						
	le DS0 c which Di el select					

TDC2: TRANSMIT HDLC DS0 CONTROL REGISTER 2 (Address = 93 Hex)

(MSB)								(LSB)	
TDB8	TDB7	TDE	36	TDB5	TDB4	TDB3	TDB2	TDB1	
SYMBOL	POSITION		NAME AND DESCRIPTION						
TDB8	TDC	TDC2.7		DS0 Bit 8 Suppress Enable. MSB of the DS0. Set to one to stop this bit from being used.					
TDB7	TDC	2.6	DS0 Bit 7 Suppress Enable. Set to one to stop this bit from being used.						
TDB6	TDC	2.5	DS0 Bit 6 Suppress Enable. Set to one to stop this bit from being used.						
TDB5	TDB5 TDC2.4		DS0 Bit 5 Suppress Enable. Set to one to stop this bit from being used.						
TDB4	TDC	2.3	DS0 Bit 4 Suppress Enable. Set to one to stop this bit from being used.					being used.	
TDB3	TDC	2.2	DS0 Bit 3 Suppress Enable. Set to one to stop this bit from being used.						

TDB2 TDC2.1 **DS0 Bit 2 Suppress Enable.** Set to one to stop this bit from being used.

TDB1 TDC2.0 **DS0 Bit 1 Suppress Enable.** LSB of the DS0. Set to one to stop this bit from being used.

19.2 LEGACY FDL SUPPORT

19.2.1 Overview

The DS21Q42 maintains the circuitry that existed in the previous generation of Dallas Semiconductor's single chip transceivers and quad framers. Section 19.2 covers the circuitry and operation of this legacy functionality. In new applications, it is recommended that the HDLC controller and BOC controller described in Section 19.1 be used. On the receive side, it is possible to have both the new HDLC/BOC controller and the legacy hardware working at the same time. However this is not possible on the transmit side since their can be only one source the of the FDL data internal to the device.

19.2.2 Receive Section

In the receive section, the recovered FDL bits or Fs bits are shifted bit–by–bit into the Receive FDL register (RFDL). Since the RFDL is 8 bits in length, it will fill up every 2 ms (8 times 250 us). The framer will signal an external microcontroller that the buffer has filled via the SR2.4 bit. If enabled via IMR2.4, the INT* pin will toggle low indicating that the buffer has filled and needs to be read. The user has 2 ms to read this data before it is lost. If the byte in the RFDL matches either of the bytes programmed into the RMTCH1 or RMTCH2 registers, then the SR2.2 bit will be set to a one and the INT* pin will toggled low if enabled via IMR2.2. This feature allows an external microcontroller to ignore the FDL or Fs pattern until an important event occurs.

The framer also contains a zero destuffer, which is controlled via the CCR2.0 bit. In both ANSI T1.403 and TR54016, communications on the FDL follows a subset of a LAPD protocol. The LAPD protocol states that no more than 5 ones should be transmitted in a row so that the data does not resemble an opening or closing flag (0111110) or an abort signal (11111111). If enabled via CCR2.0, the DS21Q42 will automatically look for 5 ones in a row, followed by a zero. If it finds such a pattern, it will automatically remove the zero. If the zero destuffer sees six or more ones in a row followed by a zero, the zero is not removed. The CCR2.0 bit should always be set to a one when the DS21Q42 is extracting the FDL. More on how to use the DS21Q42 in FDL applications in this legacy support mode is covered in a separate Application Note.

RFDL: RECEIVE FDL REGISTER (Address = 28 Hex)

101899

/12836

(MSB)								(LSB)
RFDL7	RFDL6	RFD	L5	RFDL4	RFDL3	RFDL2	RFDL1	RFDL0
SYMBOL	POSIT	TION	NA	ME AND DE	SCRIPTION			
RFDL7 RFDL0	RFD RFD				ved FDL Code	-		

The Receive FDL Register (RFDL) reports the incoming Facility Data Link (FDL) or the incoming Fs bits. The LSR is received first

RMTCH1: RECEIVE FDL MATCH REGISTER 1 (Address = 29 Hex) RMTCH2: RECEIVE FDL MATCH REGISTER 2 (Address = 2A Hex)

(MSB)							(LSB)
RMFDL7	RMFDL6	RMFDL5	RMFDL4	RMFDL3	RMFDL2	RMFDL1	RMFDL0
SYMBOL	POSIT	TION NA	ME AND DE	SCRIPTION			
RMFDL7	RMTC RMTC		B of the FDL	Match Code			
RMFDL0	RMTC RMTC		B of the FDL I	Match Code			

When the byte in the Receive FDL Register matches either of the two Receive FDL Match Registers (RMTCH1/RMTCH2), SR2.2 will be set to a one and the INT* will go active if enabled via IMR2.2.

19.2.3 Transmit Section

The transmit section will shift out into the T1 data stream, either the FDL (in the ESF framing mode) or the Fs bits (in the D4 framing mode) contained in the Transmit FDL register (TFDL). When a new value is written to the TFDL, it will be multiplexed serially (LSB first) into the proper position in the outgoing T1 data stream. After the full eight bits has been shifted out, the framer will signal the host microcontroller that the buffer is empty and that more data is needed by setting the SR2.3 bit to a one. The INT* will also toggle low if enabled via IMR2.3. The user has 2 ms to update the TFDL with a new value. If the TFDL is not updated, the old value in the TFDL will be transmitted once again. The framer also contains a zero stuffer, which is controlled via the CCR2.4 bit. In both ANSI T1.403 and TR54016, communications on the FDL follows a subset of a LAPD protocol. The LAPD protocol states that no more than 5 ones should be transmitted in a row so that the data does not resemble an opening or closing flag (01111110) or an abort signal (11111111). If enabled via CCR2.4, the framer will automatically look for 5 ones in a row. If it finds

such a pattern, it will automatically insert a zero after the five ones. The CCR2.0 bit should always be set to a one when the framer is inserting the FDL. More on how to use the DS21Q42 in FDL applications is covered in a separate Application Note.

TFDL: TRANSMIT FDL REGISTER (Address = 7E Hex)

[Also used to insert Fs framing pattern in D4 framing mode; see Section 19.3]

	(MSB)							(LSB)	
I	TFDL7	TFDL6	TFDL5	TFDL4	TFDL3	TFDL2	TFDL1	TFDL0	
	SYMBOL POSITION		TION N	NAME AND DESCRIPTION					
	TFDL7 TFDL.7		L.7 N	MSB of the FDL code to be transmitted					
	TFDL0 TFDL.0		L.0 L	LSB of the FDL code to be transmitted					

The Transmit FDL Register (TFDL) contains the Facility Data Link (FDL) information that is to be inserted on a byte basis into the outgoing T1 data stream. The LSB is transmitted first.

19.3 D4/SLC-96 OPERATION

In the D4 framing mode, the framer uses the TFDL register to insert the Fs framing pattern. To allow the device to properly insert the Fs framing pattern, the TFDL register at address 7Eh must be programmed to 1Ch and the following bits must be programmed as shown: TCR1.2=0 (source Fs data from the TFDL register) CCR2.5=1 (allow the TFDL register to load on multiframe boundaries)

Since the SLC–96 message fields share the Fs–bit position, the user can access the these message fields via the TFDL and RFDL registers. Please see the separate Application Note for a detailed description of how to implement a SLC–96

20. PROGRAMMABLE IN-BAND CODE GENERATION AND DETECTION

Each framer in the DS21Q42 has the ability to generate and detect a repeating bit pattern that is from one to eight bits in length. To transmit a pattern, the user will load the pattern to be sent into the Transmit Code Definition (TCD) register and select the proper length of the pattern by setting the TC0 and TC1 bits in the In–Band Code Control (IBCC) register. Once this is accomplished, the pattern will be transmitted as long as the TLOOP control bit (CCR3.1) is enabled. Normally (unless the transmit formatter is programmed to not insert the F–bit position) the framer will overwrite the repeating pattern once every 193 bits to allow the F–bit position to be sent. See Figure 24-15 for more details. As an example, if the user wished to transmit the standard "loop up" code for Channel Service Units which is a repeating pattern of …10000100001… then 80h would be loaded into TDR and the length would set to 5 bits.

Each framer can detect two separate repeating patterns to allow for both a "loop up" code and a "loop down" code to be detected. The user will program the codes to be detected in the Receive Up Code Definition (RUPCD) register and the Receive Down Code Definition (RDNCD) register and the length of each pattern will be selected via the IBCC register. The framer will detect repeating pattern codes in both framed and unframed circumstances with bit error rates as high as $10^{**}-2$. The code detector has a nominal integration period of 48 ms. Hence, after about 48 ms of receiving either code, the proper status bit (LUP at SR1.7 and LDN at SR1.6) will be set to a one. Normally codes are sent for a period of 5 seconds. it is recommend that the software poll the framer every 100 ms to 1000 ms until 5 seconds has elapsed to insure that the code is continuously present.

IBCC: IN-BAND CODE CONTROL REGISTER (Address=12 Hex)

(MSB)									
TC1	TC0	RUP2	RUP1	RUP0	RDN2	RDN1	RDN0		
SYMBOL TC1 TC0	POSITI	C.7 1	NAME AND DESCRIPTION Transmit Code Length Definition Bit 1. See Table 20–1 Transmit Code Length Definition Bit 0. See Table 20–1						
RUP2 RUP1	IBC	C.5 Receive Up Code Length Definition Bit 2. See Table 20–2							
RUP0 RDN2	RUP0 IBCC.3			Receive Up Code Length Definition Bit 0. See Table 20–2 Receive Down Code Length Definition Bit 2. See Table 20–2					
RDN1 RDN0	RDN1 IBCC.1		Receive Down Code Length Definition Bit 1. See Table 20–2 Receive Down Code Length Definition Bit 0. See Table 20–2						

Table 20-1

TC1	TC0	LENGTH SELECTED
0	0	5 bits
0	1	6 bits / 3 bits
1	0	7 bits
1	1	8 hits / 4 hits / 2 hits / 1 hits

RECEIVE CODE LENGTH Table 20-2

RUP2/ RDN2	RUP1/ RDN1	RUP0/ RDN0	LENGTH SELECTED
0	0	0	1 bits
0	0	1	2 bits
0	1	0	3 bits
0	1	1	4 bits
1	0	0	5 bits
1	0	1	6 bits
1	1	0	7 bits
1	1	1	8 bits

TCD: TRANSMIT CODE DEFINITION REGISTER (Address=13 Hex)

(MSB)							(LSB)			
C7	C6	C5	C4	C3	C2	C1	C0			
SYMBOL	POSIT	TION N	AME AND DE	SCRIPTION						
C7	TCI	D.7 T	ransmit Code I	Definition Bit	7. First bit of	the repeating	pattern.			
C6	TCI	D.6 T	ransmit Code I	Definition Bit	6.					
C5	TCI	TCD.5 Transmit Code Definition Bit 5.			Transmit Code Definition Bit 5.					
C4	TCI	D.4 T	ransmit Code I	Definition Bit	4.					
C3	TCI	D.3 T	ransmit Code I	Definition Bit	3.					
C2	TCI		ransmit Code I	Definition Bit	2. A Don't Ca	re if a 5 bit le	ngth is			
C1	TCI		ransmit Code I	Definition Bit	1. A Don't Ca	re if a 5 or 6 b	oit length is			
C0	TCI		ransmit Code I selected.	Definition Bit	0. A Don't Ca	re if a 5, 6 or	7 bit length			

RUPCD: RECEIVE UP CODE DEFINITION REGISTER (Address=14 Hex)

(MSB)							(LSB)
C7	C6	C5	C4	C3	C2	C1	C0
SYMBOL	POSIT	TION NA	AME AND DE	SCRIPTION			
C7	RUPO	CD.7 Re	ceive Up Code	e Definition B	it 7. First bit	of the repeatir	ng pattern.
C6	RUPO		eceive Up Code	e Definition B	it 6. A Don't	Care if a 1 bit	length is
C5	RUPO		eceive Up Code selected.	e Definition B	it 5. A Don't	Care if a 1 or	2 bit length
C4	RUPO		eceive Up Code selected.	e Definition B	it 4. A Don't	Care if a 1 to	3 bit length
C3	RUPO		eceive Up Code selected.	e Definition B	it 3. A Don't	Care if a 1 to	4 bit length
C2	RUPO		eceive Up Code selected.	e Definition B	it 2. A Don't	Care if a 1 to	5 bit length
C1	RUPO		eceive Up Code selected.	e Definition B	it 1. A Don't	Care if a 1 to	6 bit length
C0	RUPO		eceive Up Code selected.	e Definition B	it 0. A Don't	Care if a 1 to	7 bit length

RDNCD: RECEIVE DOWN CODE DEFINITION REGISTER (Address=15 Hex)

(MSB)							(LSB)
C7	C6	C5	C4	C3	C2	C1	C0
SYMBOI			ME AND DE	SCRIPTION			_
C7	RDNO	Itel	ceive Down C tern.	ode Definition	n Bit 7. First	bit of the repe	ating
C6	RDN		ceive Down C ected.	ode Definition	n Bit 6. A Do	n't Care if a 1	bit length is
C5	RDNO	1400	ceive Down C gth is selected.		n Bit 5. A Do	n't Care if a 1	or 2 bit
C4	RDNO	100	ceive Down C		n Bit 4. A Do	n't Care if a 1	to 3 bit
C3	RDNO	1100	ceive Down C		n Bit 3. A Do	n't Care if a 1	to 4 bit
C2	RDNO	CD.2 Red	ceive Down C gth is selected.	ode Definitio	n Bit 2. A Do	n't Care if a 1	to 5 bit

/12981

C1	RDNCD.1	Receive Down Code Definition Bit 1. A Don't Care if a 1 to 6 bit
		length is selected.
C0	RDNCD.0	Receive Down Code Definition Bit 0. A Don't Care if a 1 to 7 bit
		length is selected.

21. TRANSMIT TRANSPARENCY

Each of the 24 T1 channels in the transmit direction of the framer can be either forced to be transparent or in other words, can be forced to stop Bit 7 Stuffing and/or Robbed Signaling from overwriting the data in the channels.

Transparency can be invoked on a channel by channel basis by properly setting the TTR1, TTR2, and TTR3 registers.

TTR1/TTR2/TTR3: TRANSMIT TRANSPARENCY REGISTER (Address=39 to 3B Hex)

(MSB)							(LSB)	
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	TTR1 (39)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	TTR2 (3A)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	TTR3 (3B)

SYMBOLS	POSITIONS	NAME AND DESCRIPTION
CH1-24	TTR1.0-3.7	Transmit Transparency Registers

0 = this DS0 channel is not transparent 1 = this DS0 channel is transparent

Each of the bit position in the Transmit Transparency Registers (TTR1/TTR2/TTR3) represent a DS0 channel in the outgoing frame. When these bits are set to a one, the corresponding channel is transparent (or clear). If a DS0 is programmed to be clear, no robbed bit signaling will be inserted nor will the channel have Bit 7 stuffing performed. However, in the D4 framing mode, bit 2 will be overwritten by a zero when a Yellow Alarm is transmitted. Also the user has the option to prevent the TTR registers from determining which channels are to have Bit 7 stuffing performed. If the TCR2.0 and TCR1.3 bits are set to one, then all 24 T1 channels will have Bit 7 stuffing performed on them regardless of how the TTR registers are programmed. In this manner, the TTR registers are only affecting which channels are to have robbed bit signaling inserted into them. Please see Figure 24-15 for more details.

22. INTERLEAVED PCM BUS OPERATION

In many architectures, the outputs of individual framers are combined into higher speed serial buses to simplify transport across the system. The DS21Q42 can be configured to allow each framer's data and signaling busses to be multiplexed into higher speed data and signaling busses eliminating external hardware saving board space and cost.

The interleaved PCM bus option supports two bus speeds and interleave modes. The 4.096 MHz bus speed allows two framers to share a common bus. The 8.192 MHz bus speed allows all four of the DS21Q42's framers to share a common bus. Framers can interleave their data either on byte or frame boundaries. Framers that share a common bus must be configured through software and require several device pins to be connected together externally (see figures 22-1 & 22-2). Each framer's elastic stores must be enabled and configured for 2.048 MHz operation. The signal RSYNC must be configured as an input on each framer.

For all bus configurations, one framer will be configured as the master device and the remaining framers on the shared bus will be configured as slave devices. Refer to the IBO register description below for more detail. In the 4.096 MHz bus configuration there is one master and one slave per bus. Figure 22-1 shows the DS21Q42 configured to support two 4.096 MHz buses. Bus 1 consists of framers 0 and 1. Bus 2 consists of framers 2 and 3. Framers 0 and 2 are programmed as master devices. Framers 1 and 3 are programmed as slave devices. In the 8.192 MHz bus configuration there is one master and three slaves. Figure 22-2 shows the DS21Q42 configured to support a 8.192 MHz bus. Framers 0 is programmed as the master device. Framers 1, 2 and 3 are programmed as slave devices. Consult timing diagrams in section 24 for additional information.

When using the frame interleave mode, all framers that share an interleaved bus must have receive signals (RPOS & RNEG) that are synchronous with each other. The received signals must originate from the same clock reference. This restriction does not apply in the byte interleave mode.


IBO: INTERLEAVE BUS OPERATION REGISTER (Address = 94 Hex)

(MSB)								(LSB)
-	-	-		-	IBOEN	INTSEL	MSEL0	MSEL1
SYMBOL	POSI	ΓΙΟΝ	NA	ME AND DE	SCRIPTION			
-	IBO	0.6	Not	Assigned. Sl	ould be set to	0.		
-	IBO	0.6	Not Assigned. Should be set to 0.					
-	IBO	0.5	Not Assigned. Should be set to 0.					
-	IBO	0.4	Not	Not Assigned. Should be set to 0.				
IBOEN	IBO	0.3	Inte	erleave Bus O	peration Enal	ble		
INTSEL	IBO	0.2	1 = Inte	Interleave Bu Interleave Bu erleave Type	s Operation er Select			
			1 =	Byte interleav Frame interle	ave.			
MSEL0	IBC		Ma	ster Device B	us Select Bit	O See table 2	2-1.	
MSEL1	IBC	0.0	Ma	ster Device B	us Select Bit	1 See table 2	2-1.	


Master Device Bus Select Table 22-1

	MSEL1	MSEL0	Function
Ī	0	0	Slave device.
Γ	0	1	Master device with 1 slave device (4.096 MHz bus rate)
Γ	1	0	Master device with 3 slave devices (8.192 MHz bus rate)
	1	1	Reserved

4.096 MHz Interleaved Bus External Pin Connection Example Figure 22-1



8.192 MHz Interleaved Bus External Pin Connection Example Figure 22-2



23. JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT

23.1 Description


The DS21Q42 IEEE 1149.1 design supports the standard instruction codes SAMPLE/PRELOAD, BYPASS, and EXTEST. Optional public instructions included with this design are HIGHZ, CLAMP, and IDCODE. See Figure 23-1 for a block diagram. The DS21Q42 contains the following items, which meet the requirements, set by the IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture. *The DS21FT42 should be considered as 3 individual DS21Q42 devices. The DS21FF42 should be considered as 4 individual DS21Q42 devices.*

Test Access Port (TAP)
TAP Controller
Instruction Register
Bypass Register
Boundary Scan Register
Device Identification Register

The JTAG feature is only available when the DS21Q42 feature set is selected (FMS = 0). The JTAG feature is disabled when the DS21Q42 is configured for emulation of the DS21Q41B (FMS = 1). FMS is tied to ground for the DS21FF42/DS21FF42. Details on Boundary Scan Architecture and the Test Access Port can be found in IEEE 1149.1-1990, IEEE 1149.1a-1993, and IEEE 1149.1b-1994.

The Test Access Port has the necessary interface pins; JTRST*, JTCLK, JTMS, JTDI, and JTDO. See the pin descriptions for details.

Boundary Scan Architecture Figure 23-1



23.2 TAP Controller State Machine

This section covers the details on the operation of the Test Access Port (TAP) Controller State Machine. Please see Figure 23.2 for details on each of the states described below.

TAP Controller

The TAP controller is a finite state machine that responds to the logic level at JTMS on the rising edge of JTCLK.

Test-Logic-Reset

 $Upon\ power\ up\ of\ the\ DS21Q42,\ the\ TAP\ Controller\ will\ be\ in\ the\ Test-Logic-Reset\ state.\ The\ Instruction\ register\ will\ contain\ the\ IDCODE\ instruction.\ All\ system\ logic\ of\ the\ DS21Q42\ will\ operate\ normally.$

Run-Test-Idle

 $The Run-Test-Idle \ is used \ between \ scan \ operations \ or \ during \ specific \ tests. \ The \ Instruction \ register \ and \ Test \ registers \ will \ remain \ idle.$

Select-DR-Scan

All test registers retain their previous state. With JTMS low, a rising edge of JTCLK moves the controller into the Capture-DR state and will initiate a scan sequence. JTMS HIGH during a rising edge on JTCLK moves the controller to the Select-IR

Capture-DR

/1298

Data may be parallel-loaded into the Test Data registers selected by the current instruction. If the instruction does not call for a parallel load or the selected register does not allow parallel loads, the Test register will remain at its current value. On the rising edge of JTCLK, the controller will go to the Shift-DR state if JTMS is low or it will go to the Exit1-DR state if JTMS is high.

Shift-DR

The Test Data register selected by the current instruction will be connected between JTDI and JTDO and will shift data one stage towards its serial output on each rising edge of JTCLK. If a Test Register selected by the current instruction is not placed in the serial path, it will maintain its previous state.

Exit1-DR

While in this state, a rising edge on JTCLK with JTMS high will put the controller in the Update-DR state, and terminate the scanning process. A rising edge on JTCLK with JTMS low will put the controller in the Pause-DR state.

Pause-DR

Shifting of the test registers is halted while in this state. All Test registers selected by the current instruction will retain their previous state. The controller will remain in this state while JTMS is low. A rising edge on JTCLK with JTMS high will put the controller in the Exit2-DR state.

Exit2-DR

While in this state, a rising edge on JTCLK with JTMS high will put the controller in the Update-DR state and terminate the scanning process. A rising edge on JTCLK with JTMS low will enter the Shift-DR state.

Undate-DR

A falling edge on JTCLK while in the Update-DR state will latch the data from the shift register path of the Test registers into the data output latches. This prevents changes at the parallel output due to changes in the shift register. A rising edge on JTCLK with JTMS low, will put the controller in the Run-Test-Idle state. With JTMS high, the controller will enter the Select-DR-Scan state.

Select-IR-Scan

All test registers retain their previous state. The instruction register will remain unchanged during this state. With JTMS low, a rising edge of JTCLK moves the controller into the Capture-IR state and will initiate a scan sequence for the Instruction register. JTMS high during a rising edge on JTCLK puts the controller back into the Test-Logic-Reset state.

Capture-IR

The Capture-IR state is used to load the shift register in the instruction register with a fixed value. This value is loaded on the rising edge of JTCLK. If JTMS is high on the rising edge of JTCLK, the controller will enter the Exit1-IR state. If JTMS is low on the rising edge of JTCLK, the controller will enter the Shift-IR state.

Shift-IR

In this state, the shift register in the instruction register is connected between JTDI and JTDO and shifts data one stage for every rising edge of JTCLK towards the serial output. The parallel registers, as well as all Test registers remain at their previous states. A rising edge on JTCLK with JTMS high will move the controller to the Exit1-IR state. A rising edge on JTCLK with JTMS low will keep the controller in the Shift-IR state while moving data one stage thorough the instruction shift register.

Exit1-IR

A rising edge on JTCLK with JTMS low will put the controller in the Pause-IR state. If JTMS is high on the rising edge of JTCLK, the controller will enter the Update-IR state and terminate the scanning process.

Pause-II

Shifting of the instruction shift register is halted temporarily. With JTMS high, a rising edge on JTCLK will put the controller in the Exit2-IR state. The controller will remain in the Pause-IR state if JTMS is low during a rising edge on JTCLK.


Exit2-IR

A rising edge on JTCLK with JTMS low will put the controller in the Update-IR state. The controller will loop back to Shift-IR if JTMS is high during a rising edge of JTCLK in this state.

Update-IR

The instruction code shifted into the instruction shift register is latched into the parallel output on the falling edge of JTCLK as the controller enters this state. Once latched, this instruction becomes the current instruction. A rising edge on JTCLK with JTMS low, will put the controller in the Run-Test-Idle state. With JTMS high, the controller will enter the Select-DR-Scan state.

TAP Controller State Machine Figure 23-2



23.3 Instruction Register and Instructions

The instruction register contains a shift register as well as a latched parallel output and is 3 bits in length. When the TAP controller enters the Shift-IR state, the instruction shift register will be connected between JTDI and JTDO. While in the Shift-IR state, a rising edge on JTCLK with JTMS low will shift the data one stage towards the serial output at JTDO. A rising edge on JTCLK in the Exit1-IR state or the Exit2-IR state with JTMS high will move the controller to the Update-IR state The falling edge of that same JTCLK will latch the data in the instruction shift register to the instruction parallel output. Instructions supported by the DS21Q42 with their respective operational binary codes are shown in Table 23-1.

101899 /12081

Instruction Codes For The DS21352/552 IEEE 1149.1 Architecture Table 23-1

Instruction	Selected Register	Instruction Codes
SAMPLE/PRELOAD	Boundary Scan	010
BYPASS	Bypass	111
EXTEST	Boundary Scan	000
CLAMP	Boundary Scan	011
HIGHZ	Boundary Scan	100
IDCODE	Device Identification	001

SAMPLE/PRELOAD

A mandatory instruction for the IEEE 1149.1 specification. This instruction supports two functions. The digital I/Os of the DS21Q42 can be sampled at the boundary scan register without interfering with the normal operation of the device by using the Capture-DR state. SAMPLE/PRELOAD also allows the DS21Q42 to shift data into the boundary scan register via JTDI using the Shift-DR state.

EXTEST

EXTEST allows testing of all interconnections to the DS21Q42. When the EXTEST instruction is latched in the instruction register, the following actions occur. Once enabled via the Update-IR state, the parallel outputs of all digital output pins will be driven. The boundary scan register will be connected between JTDI and JTDO. The Capture-DR will sample all digital inputs into the boundary scan register.

BYPASS

When the BYPASS instruction is latched into the parallel instruction register, JTDI connects to JTDO through the one-bit bypass test register. This allows data to pass from JTDI to JTDO not affecting the device's normal operation.

IDCODE

When the IDCODE instruction is latched into the parallel instruction register, the Identification Test register is selected. The device identification code will be loaded into the Identification register on the rising edge of JTCLK following entry into the Capture-DR state. Shift-DR can be used to shift the identification code out serially via JTDO. During Test-Logic-Reset, the identification code is forced into the instruction register's parallel output. The ID code will always have a '1' in the LSB position. The next 11 bits identify the manufacturer's JEDEC number and number of continuation bytes followed by 16 bits for

101899 /12028

the device and 4 bits for the version. See Table 23-2. Table 23-3 lists the device ID codes for the DS21Q42 and DS21Q44 devices.

ID Code Structure Table 23-2

	MSB			LSB
Contents	Version (Contact Factory)	Device ID (See Table 23-3)	JEDEC "00010100001"	"1"
Length	4 bits	16bits	11bits	1bit

Device ID Codes Table 23-3

DEVICE	16-BIT NUMBER			
DS21Q42	0000h			
DS21Q44	0001h			

HIGHZ

All digital outputs of the DS21Q42 will be placed in a high impedance state. The BYPASS register will be connected between JTDI and JTDO.

CLAMI

All digital outputs of the DS21Q42 will output data from the boundary scan parallel output while connecting the bypass register between JTDI and JTDO. The outputs will not change during the CLAMP instruction.

23.4 Test Registers

IEEE 1149.1 requires a minimum of two test registers; the bypass register and the boundary scan register. An optional test register has been included with the DS21Q42 design. This test register is the identification register and is used in conjunction with the IDCODE instruction and the Test-Logic-Reset state of the TAP controller.

Boundary Scan Register

101899

/112084

This register contains both a shift register path and a latched parallel output for all control cells and digital I/O cells and is 126 bits in length. Table 23-4 shows all of the cell bit locations and definitions.

Bypass Register

This is a single one-bit shift register used in conjunction with the BYPASS, CLAMP, and HIGHZ instructions, which provides a short path between JTDI and JTDO.

Identification Register

The identification register contains a 32-bit shift register and a 32-bit latched parallel output. This register is selected during the IDCODE instruction and when the TAP controller is in the Test-Logic-Reset state.

Boundary Scan Register Description Table 23-4

MCM LEAD	MCM LEAD	MCM LEAD	MCM LEAD	SCAN REGISTER	DS21Q42 DIE	TYPE	CONTROL BIT DESCRIPTION
(DIE1)	(DIE2)	(DIE3)	(DIE4)	BIT	SYMBOL		
B7				102	8MCLK	0	
G20	G20	G20	G20	60	A0	I	
H20	H20	H20	H20	59	A1	I	
G19	G19	G19	G19	58	A2	I	
H19	H19	H19	H19	57	A3	I	
G18	G18	G18	G18	56	A4	I	
H18	H18	H18	H18	55	A5	I	
G17	G17	G17	G17	54	A6/ALE (AS)	I	
H17	H17	H17	H17	37	A7	I	
W15	W15	W15	W15	22	BTS	I	
-				94	BUS.cntl	-	0 = D0-D7 or AD0- AD7 are inputs 1 = D0-D7 or AD0- AD7 are outputs
В6				100	CLKSI	I	
T8	Y4	Y15	E19	23	CS*	I	
L20	L20	L20	L20	93	D0 or AD0	I/O	
M20	M20	M20	M20	92	D1 or AD1	I/O	
L19	L19	L19	L19	91	D2 or AD2	I/O	
M19	M19	M19	M19	90	D3 or AD3	I/O	
L18	L18	L18	L18	89	D4 or AD4	I/O	
M18	M18	M18	M18	88	D5 or AD5	I/O	
L17	L17	L17	L17	87	D6 or AD6	I/O	
M17	M17	M17	M17	86	D7 or AD7	I/O	
Y14	Y14	Y14	Y14	25	FS0	I	
W14	W14	W14	W14	24	FS1	I	

G16	G16	G16	G16	53	INT*	О	
V14	V14	V14	V14	-	JTCLK	I	
E10	E10	E10	E10	-	JTDI	I	
			A19	-	JTDOF	0	
		T17			JTDOT	О	
H16	H16	H16	H16	-	JTMS	I	
K17	K17	K17	K17	-	JTRST*	I	
P17	P17	P17	P17	19	MUX	I	
C2	N1	Y8	D16	72	RCHBLK0	О	
G3	Y1	W12	K20	39	RCHBLK1	0	
E6	U6	V17	B18	5	RCHBLK2	О	
A8	N5	U17	B16	107	RCHBLK3	О	
A2	M3	T9	D14	76	RCLK0	I	
K1	V1	W10	P20	43	RCLK1	I	
D10	W6	Y18	C18	9	RCLK2	I	
В9	J3	N17	C12	111	RCLK3	I	
E18	E18	E18	E18	21	RD*/(DS*)	I	
B2	M2	U9	E14	75	RNEG0	I	
H2	V3	W11	N20	42	RNEG1	I	
D9	V7	W17	C20	8	RNEG2	I	
A9	Р3	T20	B13	110	RNEG3	I	
A1	M1	T10	D15	74	RPOS0	I	
H1	W2	V11	J18	41	RPOS1	I	
H4	V5	Y19	A20	7	RPOS2	I	
C9	P4	R19	A14	109	RPOS3	I	
C1	P1	U11	E16	68	RSER0	О	
Н3	W4	Y12	F20	33	RSER1	О	
C6	T7	V16	C16	1	RSER2	О	
C8	N4	T16	A12	103	RSER3	О	
D3	N2	U10	E15	73	RSIG0	О	
G2	V4	Y11	K19	40	RSIG1	О	
D4	V6	W19	C17	6	RSIG2	О	
D8	K5	U20	A15	108	RSIG3	О	
B1	N3	T11	J17	69	RSYNC0	I/O	
-				70	RSYNC0.cntl	-	0 = RSYNC0 an input
							1 = RSYNC0 an output
G1	Y2	V13	J19	34	RSYNC1	I/O	
-				35	RSYNC1.cntl	-	0 = RSYNC1 an input
							1 = RSYNC1 an output
D6	U5	V15	B17	2	RSYNC2	I/O	
-				3	RSYNC2.cntl	-	0 = RSYNC2 an input
							1 = RSYNC2 an output
A7	J4	P18	B12	104	RSYNC3	I/O	
-				105	RSYNC3.cntl	-	0 = RSYNC3 an input
							1 = RSYNC3 an output
B5	M4	T4	E13	71	*RSYSCLK0	I	
E2	T2	Y9	N18	38	*RSYSCLK1	I	


E5	Y5	U12	E20	4	*RSYSCLK2	I	
B8	W3	R17	C14	106	*RSYSCLK3	I	
D1	R1	U13	K16	65	TCLK0	I	
H5	Y3	Y13	F19	31	TCLK1	I	
C5	T6	T18	E17	125	TCLK2	I	
A5	K2	P16	C11	99	TCLK3	I	
A13	A13	A13	A13	26	TEST	I	
C3	L1	U14	D11	79	TNEG0	0	
J1	V2	V12	K18	46	TNEG1	0	
F5	V8	W18	C19	12	TNEG2	0	
A10	P5	T19	B15	114	TNEG3	0	
В3	L2	T14	E12	80	TPOS0	0	
J2	W1	Y10	N19	47	TPOS1	О	
J5	W7	V18	B19	13	TPOS2	О	
B10	R3	V20	B14	115	TPOS3	О	
B4	L5	M16	D13	84	TSER0	I	
E1	T1	W9	F17	51	TSER1	I	
F3	Y6	W16	D18	17	TSER2	I	
D7	T3	W20	A18	119	TSER3	I	
C4	L3	U15	E11	82	TSIG0	I	
F1	U2	V10	P19	49	TSIG1	I	
G4	V9	U18	B20	15	TSIG2	I	
C10	R5	R18	A16	117	TSIG3	I	
A3	L4	T15	C13	83	TSSYNC0	I	
F2	U1	W8	R20	50	TSSYNC1	I	
G5	Y7	Y17	D20	16	TSSYNC2	I	
E8	R4	U19	A17	118	TSSYNC3	I	
E3	R2	T13	J16	62	TSYNC0	I/O	
-				63	TSYNC0.cntl	-	0 = TSYNC0 an input
							1 = TSYNC0 an output
F4	W5	W13	F18	28	TSYNC1	I/O	
-				29	TSYNC1.cntl	-	0 = TSYNC1 an input
							1 = TSYNC1 an output
E7	T5	U16	C15	122	TSYNC2	I/O	
-				123	TSYNC2.cntl	-	0 = TSYNC2 an input
A 4	145	NIIC	D12	06	TOVALGO	T/O	1 = TSYNC2 an output
A4	M5	N16	D12	96 97	TSYNC3 TSYNC3.cntl	I/O	0 = TSYNC3 an input
-				97	1SYNC3.cntl	-	0 = TSYNC3 an input 1 = TSYNC3 an output
B5	M4	T4	E13	85	*TSYSCLK0	I	1 – 13 INC3 all output
E2	T2	Y9	N18	52	*TSYSCLKI	I	
E5	Y5	U12	E20	18	*TSYSCLK1	I	
B8	W3	R17	C14	120	*TSYSCLK3	I	
C7	K3	V19	D17	-	VDD	-	
E4	U7	T12	F16	_	VDD	-	
D2	P2	L16	B11	-	VDD	-	
E9	U3	U4	J20	-	VSS	-	
L/	0.5	U-T	320	1	. 55		

A6	K4	R16	A11	-	VSS	-	
D5	U8	Y20	D19	-	VSS	-	
Y16	Y16	Y16	Y16	20	WR*/(R/W*)	I	

^{*} NOTE: RSYSCLKn and TSYSCLKn are tied together.


24. TIMING DIAGRAMS

RECEIVE SIDE D4 TIMING Figure 24-1



- Notes: 1. RSYNC in the frame mode (RCR2.4 = 0) and double-wide frame sync is not enabled (RCR2.5 = 0) 2. RSYNC in the frame mode (RCR2.4 = 0) and double-wide frame sync is enabled (RCR2.5 = 1) 3. RSYNC in the multiframe mode (RCR2.4 = 1) 4. RLINK data (Fs bits) is updated one bit prior to even frames and held for two frames 5. RLINK and RLCLK are not synchronous with RSYNC when the receive side elastic store is enabled


RECEIVE SIDE ESF TIMING Figure 24-2




- Notes: NCC in the frame mode (RCR2.4 = 0) and double-wide frame sync is not enabled (RCR2.5 = 0) 2. RSYNC in the frame mode (RCR2.4 = 0) and double-wide frame sync is enabled (RCR2.5 = 1) 3. RSYNC in the multiframe mode (RCR2.4 = 1)

- 3. RSYNC in the multiframe mode (RCR2.4 = 1)
 4. ZBTSI mode dissibled (RCR2.6 = 0)
 5. RLINK data (FDL bis) is updated one bit time before odd frames and held for two frames
 6. ZBTSI mode is enabled (RCR2.6 = 1)
 7. RLINK data (FDL bits) is updated one bit time before odd frames and held for four frames
 8. RLINK and RLCLK are not synchronous with RSYNC when the receive side elastic store is enabled


RECEIVE SIDE BOUNDARY TIMING (with elastic store disabled) Figure 24-3



RECEIVE SIDE 1.544 MHz BOUNDARY TIMING (with elastic store enabled) Figure 24-4



RECEIVE SIDE 2.048 MHz BOUNDARY TIMING (with elastic store enabled) Figure 24-5



- Notes:

 1. RSFR data in channels 1, 5, 9, 13, 17, 21, 25, and 29 are forced to one

 2. RSYNC is in the output mode (RCR2.3 = 0)


 3. RSYNC is in the input mode (RCR2.3 = 1)

 4. RCHBLK is forced to one in the same channels as RSER (see Note 1)

 5. The F-Bit position is passed through the receive side elastic store and occupies the MSB position of channel 1.

RECEIVE SIDE INTERLEAVED BUS OPERATION BYTE MODE TIMING Figure 24-6






Notes:


- 1. 4.096 MHz bus configuration.
 2. 8.192 MHz bus configuration.
 3. RSYNC is in the input mode (RCR2.3 = 1).

RECEIVE SIDE INTERLEAVED BUS OPERATION FRAME MODE TIMING

Figure 24-7




BITDETAIL



- Notes: 1. 4.096 MHz bus configuration. 2. 8.192 MHz bus configuration. 3. RSYNC is in the input mode (RCR2.3 = 1).

TRANSMIT SIDE D4 TIMING Figure 24-8



- Notes:


 1. TSYNC in the frame mode (TCR2.3 = 0) and double-wide frame sync is not enabled (TCR2.4 = 0) 2. TSYNC in the frame mode (TCR2.3 = 0) and double-wide frame sync is enabled (TCR2.4 = 1)

 3. TSYNC in the multiframe mode (TCR2.3 = 1)

 4. TLINK date (Fs. bib.) is sampled during the F-bit position of even frames for insertion into the outpring T1 stream when enabled via TCR1.2


 5. TLINK and TLCLK are not synchronous with TFSYNC

TRANSMIT SIDE ESF TIMING Figure 24-9




TRANSMIT SIDE BOUNDARY TIMING (with elastic store disabled)

Figure 24-10




TRANSMIT SIDE 1.544 MHz BOUNDARY TIMING (with elastic store enabled) Figure 24-11



Notes: 1. TCHBLK is programmed to block channel 24 (if the TPCSI bit is set, then the signaling data at TSIG will be ignored during channel 24).

TRANSMIT SIDE 2.048 MHz BOUNDARY TIMING (with elastic store enabled) Figure 24-12



- Notes:


 1. TSER data in channels 1, 5, 9, 13, 17, 21, 25, and 29 is ignored


 2. TCHBLK is programmed to block channel 31 (if the TPCSI bit is set, then the signaling data at TSIG will be ignored).

 3. TCHBLK is forced to one in the same channels as TSER is ignored (see Note 1)

 4. The F-bit position (MSB position of channel 1) for the T1 frame is sampled and passed through the transmit side elastic store (normally the transmit side formatter overwrites the F-bit position unless the formatter is programmed to pass-through the F-bit position)


TRANSMIT SIDE INTERLEAVED BUS OPERATION BYTE MODE TIMING Figure 24-13






Notes: 1. 4.096 MHz bus configuration. 2. 8.192 MHz bus configuration.

TRANSMIT SIDE INTERLEAVED BUS OPERATION FRAME MODE TIMING Figure 24-14



Notes: 1. 4.096 MHz bus configuration. 2. 8.192 MHz bus configuration.

DS21Q42 TRANSMIT DATA FLOW Figure 24-15



101899

25. OPERATING PARAMETERS

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Non-Supply Pin Relative to -1.0V to +5.5V

Ground

Supply Voltage -0.3V to +3.63VOperating Temperature for DS21Q42T 0°C to 70°C Operating Temperature for DS21Q42TN –40°C to +85°C Storage Temperature -55°C to +125°C Soldering Temperature 260°C for 10 seconds

RECOMMENDED DC OPERATING

 $(0^{\circ}C \text{ to } 70^{\circ}C \text{ for DS21FF42/DS21FT42});$

CONDITIONS

-40°C to +85°C for DS21FF42N/DS21FT42N)

PARAMETER	SYMBO L	MIN	TYP	MAX	UNITS	NOTES
Logic 1	$V_{ m IH}$	2.0		5.5	V	
Logic 0	V_{IL}	-0.3		+0.8	V	
Supply	$V_{ m DD}$	2.97		3.63	V	

CAPACITANCE $(t_A = 25^{\circ}C)$

						(-7 =)
PARAMETER	SYMBO	MIN	TYP	MAX	UNITS	NOTES
	L					
Input Capacitance	C_{IN}		5		pF	
Output Capacitance	C_{OUT}		7		pF	

DC

(0°C to 70°C; $V_{DD} = 2.97$ to 3.63V for DS21FF42/DS21FT42;

CHARACTERISTICS

-40°C to +85°C; $V_{DD} = 2.97$ to 3.63V for DS21FF42N/DS21FT42N)

PARAMETER	SYMBO L	MIN	TYP	MAX	UNITS	NOTES
Supply Current @ 3.3V	I_{DD}		75		mA	1

101899

^{*} This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

Input Leakage	$I_{\rm IL}$	-1.0	+1.0	μA	2
Output Leakage	I_{LO}		1.0	μΑ	3
Output Current (2.4V)	I_{OH}	-1.0		mA	
Output Current (0.4V)	I_{OL}	+4.0		mA	

NOTES:

1. TCLK=RCLK=TSYSCLK=RSYSCLK=1.544 MHz; outputs open circuited.

 $2. \ 0.0V < V \ IN < V \ DD \ .$

3. Applied to INT* when 3-stated.

AC CHARACTERISTICS – MULTIPLEXED PARALLEL PORT (0°C to 70°C; V

(0°C to 70°C; V_{DD} = 2.97 to 3.63V for DS21FF42/DS21FT42

(MUX=1)

-40°C to +85°C; $V_{DD} = 2.97$ to 3.63V for DS21FF42N/DS21FT42N)

PARAMETER	SYMBO L	MIN	TYP	MAX	UNITS	NOTES
Cycle Time	t _{CYC}	200			ns	
Pulse Width, DS low or RD* high	PW EL	100			ns	
Pulse Width, DS high or RD* low	PW EH	100			ns	
Input Rise/Fall times	t _R ,t _F		20		ns	
R/W* Hold Time	t _{RWH}	10			ns	
R/W* Set Up time before DS high	t _{RWS}	50			ns	
CS*, FSO or FS1 Set Up time before DS, WR* or RD* active	t _{CS}	20			ns	
CS*, FSO or FS1 Hold time	t _{CH}	0			ns	
Read Data Hold time	t _{DHR}	10	50		ns	
Write Data Hold time	t _{DHW}	0			ns	
Muxed Address valid to AS or ALE fall	t _{ASL}	15			ns	
Muxed Address Hold time	t _{AHL}	10			ns	
Delay time DS, WR* or RD* to AS or ALE rise	t _{ASD}	20			ns	

Pulse Width AS or ALE high	PW ASH	30		ns	
Delay time, AS or ALE to DS, WR* or RD*	t _{ASED}	10		ns	
Output Data Delay time from DS or RD*	t _{DDR}	20	80	ns	
Data Set Up time	t _{DSW}	50		ns	

(see Figures 25-1 to 25-3 for details)

AC CHARACTERISTICS - NON-MULTIPLEXED

PARALLEL PORT (MUX=0) (0°C to 70°C; $V_{DD} = 2.97$ to 3.63V for DS21FF42/DS21FT42;

 -40°C to $+85^{\circ}\text{C}$; $V_{DD} = 2.97$ to 3.63V for DS21FF42N/DS21FT42N)

PARAMETER	SYMBO L	MIN	TYP	MAX	UNITS	NOTES
Set Up Time for A0 to A7, FS0 or FS1 Valid to CS* Active	t ₁	0			ns	
Set Up Time for CS* Active to either RD*, WR*, or DS* Active	t_2	0			ns	
Delay Time from either RD* or DS* Active to Data Valid	t ₃			75	ns	
Hold Time from either RD*, WR*, or DS* Inactive to CS* Inactive	t ₄	0			ns	
Hold Time from CS* Inactive to Data Bus 3– state	t ₅	5		20	ns	
Wait Time from either WR* or DS* Active to Latch Data	t ₆	75			ns	
Data Set Up Time to either WR* or DS* Inactive	t ₇	10			ns	
Data Hold Time from either WR* or DS* Inactive	t ₈	10			ns	
Address Hold from either WR* or DS* inactive	t ₉	10			ns	

See Figures 25-4 to 25-7 for details.

101899

AC CHARACTERISTICS – RECEIVE SIDE

(0°C to 70°C; V_{DD} = 2.97 to 3.63V for DS21FF42/DS21FT42; -40°C to +85°C; V_{DD} = 2.97 to 3.63V for DS21FF42N/DS21FT42N)

PARAMETER	SYMBO	MIN	TYP	MAX	UNITS	NOTES
	L					
RCLK Period	t _{CP}		648		ns	
RCLK Pulse Width	t _{CH}	75			ns	
	t _{CL}	75			ns	
RSYSCLK Period	t _{SP}	122	648		ns	1
	t _{SP}	122	488		ns	2
RSYSCLK Pulse Width	t _{SH} t _{SL}	50			ns	
		50			ns	
RSYNC Set Up to	t _{SU}	20		t _{SH} -5	ns	
RSYSCLK Falling						
RSYNC Pulse Width	t PW	50			ns	
RPOS/RNEG Set UP to	t _{SU}	20			ns	
RCLK Falling						
RPOS/RNEG Hold From	t _{HD}	20			ns	
RCLK Falling						
RSYSCLK/RCLK Rise	t _R , t _F			25	ns	
and Fall Times						
Delay RCLK to RSER,	t DI			50	ns	
RSIG, RLINK Valid						
Delay RCLK to	t D2			50	ns	
RCHCLK, RSYNC,						
RCHBLK, RFSYNC,						
RLCLK						
Delay RSYSCLK to	t D3			50	ns	
RSER, RSIG Valid						
Delay RSYSCLK to	t D4			50	ns	
RCHCLK, RCHBLK,						
RMSYNC, RSYNC						

See Figures 25-8 to 25-10 for details.

NOTES:

1. RSYSCLK = 1.544 MHz. 2. RSYSCLK = 2.048 MHz.

101899

$\begin{array}{l} \textbf{AC CHARACTERISTICS} - \textbf{TRANSMIT} \\ \textbf{SIDE} \end{array}$

(0°C to 70°C; V_{DD} = 2.97 to 3.63V for DS21FF42/DS21FT42; -40°C to +85°C; V_{DD} = 2.97 to 3.63V for DS21FF42N/DS21FT42N)

PARAMETER	SYMBO L	MIN	TYP	MAX	UNITS	NOTES
TCLK Period	t _{CP}		648		ns	
TCLK Pulse Width	t _{CH}	75			ns	
	t _{CL}	75			ns	
TCLKI Pulse Width	t _{LH}	75			ns	
	t _{LL}	75			ns	
TSYSCLK Period	t _{SP}	122	648		ns	1
	t _{SP}	122	448		ns	2
TSYSCLK Pulse Width	t _{SH}	50			ns	
	t _{SL}	50			ns	
TSYNC or TSSYNC Set	t _{SU}	20		t _{CH} -5	ns	
Up to TCLK or				or		
TSYSCLK falling				t _{SH} -5		
TSYNC or TSSYNC	t PW	50			ns	
Pulse Width						
TSER, TSIG, TLINK Set	t _{SU}	20			ns	
Up to TCLK, TSYSCLK						
Falling						
TSER, TSIG, TLINK	t _{HD}	20			ns	
Hold from TCLK,						
TSYSCLK Falling						
TCLK or TSYSCLK	t _R , t _F			25	ns	
Rise and Fall Times						
Delay TCLK to TPOS,	t DD			50	ns	
TNEG Valid						
Delay TCLK to	t D2			50	ns	
TCHBLK, TCHBLK,						
TSYNC, TLCLK						
Delay TSYSCLK to	t D3			75	ns	
TCHCLK, TCHBLK						

See Figures 25–11 to 25–13 for details.


NOTES:

1. TSYSCLK = 1.544 MHz.


2. TSYSCLK = 2.048 MHz.

101899


INTEL BUS READ AC TIMING (BTS=0 / MUX = 1) Figure 25-1




INTEL BUS WRITE TIMING (BTS=0 / MUX=1) Figure 25-2




MOTOROLA BUS AC TIMING (BTS = 1 / MUX = 1) Figure 25-3




INTEL BUS READ AC TIMING (BTS=0 / MUX=0) Figure 25-4



INTEL BUS WRITE AC TIMING (BTS=0 / MUX=0) Figure 25-5




MOTOROLA BUS READ AC TIMING (BTS=1 / MUX=0) Figure 25-6




Notes:
1. The signal DS is active high when emulating the DS21Q41 (FMS = 1).

MOTOROLA BUS WRITE AC TIMING (BTS=1 / MUX=0) Figure 25-7



Notes: 1. The signal DS is active high when emulating the DS21Q41 (FMS = 1).

RECEIVE SIDE AC TIMING Figure 25-8




- Notes:

 1. RSYNC is in the output mode (RCR2.3 = 0).

 2. Shown is RLINK/RLCLK in the ESF framing mode.


 3. No relationship between RCHCLK and RCHBLK and the other signals is implied.

RECEIVE SYSTEM SIDE AC TIMING Figure 25-9




- Notes: 1. RSYNC is in the output mode (RCR2.3 = 0) 2. RSYNC is in the input mode (RCR2.3 = 1)

RECEIVE LINE INTERFACE AC TIMING Figure 25-10



TRANSMIT SIDE AC TIMING Figure 25-11



- Notes:

 1. TSYNC is in the output mode (TCR2.2 = 1).

 2. TSYNC is in the input mode (TCR2.2 = 0).


 3. TSER is sampled on the falling edge of TCLK when the transmit side elastic store is disabled.

 4. TCHCLK and TCHBLK are synchronous with TCLK when the transmit side elastic store is disabled.

 5. TLINK is only sampled during F-bit locations.

 6. No relationship between TCHCLK and TCHBLK and the other signals is implied.

TRANSMIT SYSTEM SIDE AC TIMING Figure 25-12




- Notes:

 1. TSER is only sampled on the falling edge of TSYSCLK when the transmit side elastic store is enabled.


 2. TCHCLK and TCHBLK are synchronous with TSYSCLK when the transmit side elastic store is enabled.

TRANSMIT LINE INTERFACE SIDE AC TIMING Figure 25-13



26. MCM PACKAGE DIMENSIONS

DS21FF42 / DS21FT42 Mechanical Dimensions



POWER SUPPLY DE-COUPLING

In a typical PCB layout for the MCM, all of the VDD pins will connect to a common power plane and all the VSS lines will connect to a common ground plane. The recommended method for decoupling is shown below in both schematic and pictorial form. As shown in the pictorial, the capacitors should be symmetrically located about the device. Figure 25-1 uses standard capacitors, two .47 uf ceramics and two .01uf ceramics. Since VDD and VSS signals will typically pass vertically to the power and ground planes of a PCB, the de-coupling caps must be placed as close to the DS21Fx4y as possible and routed vertically to power and ground planes.

De-coupling scheme using standard tantalum caps . Figure 25-1





October 18, 1999 145