


## Frequency Generator for Integrated Core Logic

#### **Features**

- Maximized EMI suppression using Cypress's Spread Spectrum Technology
- Low jitter and tightly controlled clock skew
- Highly integrated device providing clocks required for CPU, core logic, and SDRAM
- Two copies of CPU clocks
- Nine copies of SDRAM clocks
- Eight copies of PCI clock
- One copy of synchronous APIC clock
- Two copies of 66-MHz outputs
- Two copies of 48-MHz outputs
- · One copy of selectable 24- or 48-MHz clock
- One copy of double strength 14.31818-MHz reference clock
- Power-down control
- I<sup>2</sup>C interface for turning off unused clocks


#### **Key Specifications**


CPU, SDRAM Outputs Cycle-to-Cycle Jitter: 250 ps	
APIC, 48 MHz, 3V66, PCI Outputs	
Cycle-to-Cycle Jitter: 500 ps	
CPU, 3V66 Output Skew: 175 ps	



#### **Table 1. Frequency Selections**

FS3	FS2	FS1	FS0	CPU	SDRAM	3V66	PCI	APIC
1	1	1	1	133.6	133.6	66.8	33.4	16.7
1	1	1	0		Re	served		
1	1	0	1	100.2	100.2	66.8	33.4	16.7
1	1	0	0	66.8	100.2	66.8	33.4	16.7
1	0	1	1	105	105	70	35	17.5
1	0	1	0	110	110	73.3	36.7	18.3
1	0	0	1	114	114	76	38	19
1	0	0	0	119	119	79.3	39.7	19.8
0	1	1	1	124	124	82.7	41.3	20.7
0	1	1	0	129	129	64.5	32.3	16.1
0	1	0	1	95	95	63.3	31.7	15.8
0	1	0	0	138	138	69	34.5	17.3
0	0	1	1	150	150	75	37.5	18.8
0	0	1	0	75	113	75	37.5	18.8
0	0	0	1	90	90	60	30	15
0	0	0	0	83.3	125	83.3	41.7	20.8





10

11 12

13

14 15

16 17

18

19

20

21 22

23

24


3V66\_0 3V66\_1 GND FS0\*/PCI0 FS1\*/PCI1 FS2\*/PCI2 GND PCI3 PCI4 VDDO3

VDDQ3 PCI5 PCI6 PCI7

GNU \_ 48MHz\_0 \_\_\_\_\_ 48MHz\_1 \_\_\_\_ ``^#MHz\* \_\_\_\_

VDDQ3

SI0/24\_48#MHz\*



Note:

Internal 250K pull-up or pull down resistors present on inputs marked with \* or ^ respectively. Design should not rely solely on internal pull-up or pull down resistor to set I/O pins HIGH or LOW 1. respectively.

**Cypress Semiconductor Corporation** Document #: 38-07160 Rev.

3901 North First Street

٠

San Jose

CA 95134 • 408-943-2600 Revised September 25, 2001



## **Pin Definitions**

Pin Name	Pin No.	Pin Type	Pin Description	
REF2x/FS3	1	I/O	<b>Reference Clock with 2x Drive/Frequency Select 3:</b> 3.3V 14.318-MHz clock output. This pin also serves as the select strap to determine device operating frequency as described in <i>Table 1</i> .	
X1	3	I	<i>Crystal Input:</i> This pin has dual functions. It can be used as an external 14.318-MHz crystal connection or as an external reference frequency input.	
X2	4	I	<i>Crystal Output:</i> An input connection for an external 14.318-MHz crystal connection. If using an external reference, this pin must be left unconnected.	
PCI0/FS0	10	I/O	<b>PCI Clock 0/Frequency Selection 0:</b> 3.3V 33-MHz PCI clock outputs. This pin a serves as the select strap to determine device operating frequency as described <i>Table 1</i> .	
PCI1/FS1	11	I/O	<b>PCI Clock 1/Frequency Selection 1:</b> 3.3V 33-MHz PCI clock outputs. This pin also serves as the select strap to determine device operating frequency as described in <i>Table 1</i> .	
PCI2/FS2	12	I/O	<b>PCI Clock 2/Frequency Selection 2:</b> 3.3V 33-MHz PCI clock outputs. This pin doubles as the select strap to determine device operating frequency as described in <i>Table 1</i> .	
PCI3:7	14, 15, 17, 18, 19	0	<b>PCI Clock 3 through 7:</b> 3.3V 33-MHz PCI clock outputs. PCI0:7 can be individual turned off via I <sup>2</sup> C interface.	
3V66_0:1	7,8	0	<b>66-MHz Clock Output:</b> 3.3V output clocks. The operating frequency is controlle by FS0:3 (see <i>Table 1</i> ).	
48MHz_0:1	21, 22	0	48-MHz Clock Output: 3.3V fixed 48-MHz, non-spread spectrum clock output.	
SIO/ 24_48#MHz	23	I/O	<b>Clock Output for Super I/O:</b> This is the input clock for a Super I/O (SIO) device. During power-up, it also serves as a selection strap. If it is sampled HIGH, the output frequency for SIO is 24 MHz. If the input is sampled LOW, the output is 48 MHz.	
PWRDWN#	29	I	<b>Power Down Control:</b> LVTTL-compatible input that places the device in power- down mode when held LOW.	
CPU0:1	45, 44	0	<b>CPU Clock Outputs:</b> Clock outputs for the host bus interface. Output frequencies depending on the configuration of FS0:3. Voltage swing is set by $V_{DDQ2}$ .	
SDRAM0:8,	41, 40, 39, 37, 36, 35, 33, 32, 31	0	<b>SDRAM Clock Outputs:</b> 3.3V outputs for SDRAM. The operating frequency is controlled by FS0:3 (see <i>Table 1</i> ).	
APIC	47	0	<b>Synchronous APIC Clock Outputs:</b> Clock outputs running synchronous with the PCI clock outputs. Voltage swing set by V <sub>DDQ2</sub> .	
SDATA	25	I/O	Data pin for I <sup>2</sup> C circuitry.	
SCLK	28	I	Clock pin for I <sup>2</sup> C circuitry.	
VDDQ3	2, 6, 16, 24, 27, 34, 42	Р	<b>3.3V Power Connection:</b> Power supply for SDRAM output buffers, PCI output buffers, reference output buffers, and 48-MHz output buffers. Connect to 3.3V.	
VDDQ2	46, 48	Р	<b>2.5V Power Connection:</b> Power supply for IOAPIC and CPU output buffers. Connect to 2.5V or 3.3V.	
GND	5, 9, 13, 20, 26, 30, 38, 43	G	<b>Ground Connections:</b> Connect all ground pins to the common system ground plane.	






Figure 1. Input Logic Selection Through Resistor Load Option

#### Overview

The W195B is a highly integrated frequency timing generator, supplying all the required clock sources for an Intel® architecture platform using graphics integrated core logic.

#### **Functional Description**

#### I/O Pin Operation

Pin # 1, 10, 11, 12, 23 are dual-purpose I/O pins. Upon powerup the pin acts as a logic input. An external 10-k $\Omega$  strapping resistor should be used. *Figure 1* shows a suggested method for strapping resistor connections.

After 2 ms, the pin becomes an output. Assuming the power supply has stabilized by then, the specified output frequency

is delivered on the pins. If the power supply has not yet reached full value, output frequency initially may be below target but will increase to target once supply voltage has stabilized. In either case, a short output clock cycle may be produced from the CPU clock outputs when the outputs are enabled.

#### **Offsets Among Clock Signal Groups**

*Figure 2* and *Figure 3* represent the phase relationship among the different groups of clock outputs from W195B when it is providing a 66-MHz CPU clock and a 100-MHz CPU clock, respectively. It should be noted that when CPU clock is operating at 100 MHz, CPU clock output is 180 degrees out of phase with SDRAM clock outputs.




Figure 2. Group Offset Waveforms (66.8 CPU Clock, 100.2 SDRAM Clock)





Figure 3. Group Offset Waveforms (100.2 CPU Clock, 100.2 SDRAM Clock)

#### **Power Down Control**

W195B provides one PWRDWN# signal to place the device in low-power mode. In low-power mode, the PLLs are turned off and all clock outputs are driven LOW.



#### Figure 4. PWRDWN# Timing Diagram<sup>[2, 3, 4, 5]</sup>

#### Notes:

- Once the PWRDWN# signal is sampled LOW for two consecutive rising edges of CPU clock, clocks of interest should be held LOW on the next HIGH-to-LOW 2. transition.
- PWRDWN# is an asynchronous input and metastable conditions could exist. This signal is synchronized inside W195B. The shaded sections on the SDRAM, REF, and USB clocks indicate "don't care" states. Diagrams shown with respect to 100 MHz. Similar operation when CPU is 66 MHz. 3. 4.
- 5.



#### **Spread Spectrum Generator**

The device generates a clock that is frequency modulated in order to increase the bandwidth that it occupies. By increasing the bandwidth of the fundamental and its harmonics, the amplitudes of the radiated electromagnetic emissions are reduced. This effect is depicted in *Figure 5*.

As shown in *Figure 5*, a harmonic of a modulated clock has a much lower amplitude than that of an unmodulated signal. The reduction in amplitude is dependent on the harmonic number and the frequency deviation or spread. The equation for the reduction is

 $dB = 6.5 + 9*\log_{10}(P) + 9*\log_{10}(F)$ 

Where P is the percentage of deviation and F is the frequency in MHz where the reduction is measured.

The output clock is modulated with a waveform depicted in *Figure 6*. This waveform, as discussed in "Spread Spectrum Clock Generation for the Reduction of Radiated Emissions" by Bush, Fessler, and Hardin produces the maximum reduction in the amplitude of radiated electromagnetic emissions. The deviation selected for this chip is -0.5% of the selected frequency. *Figure 6* details the Cypress spreading pattern. Cypress does offer options with more spread and greater EMI reduction. Contact your local Sales representative for details on these devices.




Figure 5. Typical Clock and SSFTG Comparison





Figure 6. Typical Modulation Profile







#### **Serial Data Interface**

The W195B features a two-pin, serial data interface that can be used to configure internal register settings that control particular device functions.

#### **Data Protocol**

The clock driver serial protocol accepts only block writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. Indexed bytes are not allowed.

A block write begins with a slave address and a write condition. After the command code the core logic issues a byte count which describes how many more bytes will follow in the message. If the host had 20 bytes to send. The first byte would be the number 20 (14h), followed by the 20 bytes of data. The byte count may not be 0. A block write command is allowed to

#### Table 2. Example of Possible Byte Count Value

transfer a maximum of 32 data bytes. The slave receiver address for W195B is 11010010. Figure 7 shows an example of a block write.

The command code and the byte count bytes are required as the first two bytes of any transfer. W195B expects a command code of 0000 0000. The byte count byte is the number of additional bytes required for the transfer, not counting the command code and byte count bytes. Additionally, the byte count byte is required to be a minimum of 1 byte and a maximum of 32 bytes to satisfy the above requirement. Table 2 shows an example of a possible byte count value.

A transfer is considered valid after the acknowledge bit corresponding to the byte count is read by the controller. The command code and byte count bytes are ignored by the W195B. However, these bytes must be included in the data write sequence to maintain proper byte allocation.

Byte Co	unt Byte	Notes
MSB	LSB	
0000	0000	Not allowed. Must have at least one byte.
0000	0001	Data for functional and frequency select register (currently byte 0 in spec)
0000	0010	Reads first two bytes of data. (byte 0 then byte 1)
0000	0011	Reads first three bytes (byte 0, 1, 2 in order)
0000	0100	Reads first four bytes (byte 0, 1, 2, 3 in order)
0000	0101	Reads first five bytes (byte 0, 1, 2, 3, 4 in order) <sup>[7]</sup>
0000	0110	Reads first six bytes (byte 0, 1, 2, 3, 4, 5 in order) <sup>[7]</sup>
0000	0111	Reads first seven bytes (byte 0, 1, 2, 3, 4, 5, 6 in order)
0010	0000	Max. byte count supported = 32

Table 3.	Serial Data	Interface	Control	Functions	Summary
----------	-------------	-----------	---------	-----------	---------

Control Function	Description	Common Application
Output Disable	Any individual clock output(s) can be disabled. Disabled outputs are actively held LOW.	Unused outputs are disabled to reduce EMI and sys- tem power. Examples are clock outputs to unused PCI slots.
(Reserved)	Reserved function for future device revision or pro- duction device testing.	No user application. Register bit must be written as 0.

Notes:

The acknowledgment bit is returned by the slave/receiver (W195B). Byte 6 and 7 are not defined for W195B.



## Serial Configuration Map

- 1. The serial bits will be read by the clock driver in the following order:
  - Byte 0 Bits 7, 6, 5, 4, 3, 2, 1, 0
  - Byte 1 Bits 7, 6, 5, 4, 3, 2, 1, 0
  - Byte N Bits 7, 6, 5, 4, 3, 2, 1, 0

#### Byte 0: Control Register (1 = Enable, 0= Disable)<sup>[8]</sup>

- 2. All unused register bits (reserved and N/A) should be written to a "0" level.
- 3. All register bits labeled "Initialize to 0" must be written to zero during initialization. Failure to do so may result in higher than normal operating current. The controller will read back the last written value.

Bit	Pin#	Name	Default	Pin Function
Bit 7	-	Reserved	0	Reserved
Bit 6	-	Reserved	0	Reserved
Bit 5	-	Reserved	0	Reserved
Bit 4	-	Reserved	0	Reserved
Bit 3	-	Reserved	0	Reserved
Bit 2	23	24/48MHz	1	(Active/Inactive)
Bit 1	21, 22	48MHz	1	(Active/Inactive)
Bit 0	-	Reserved	0	Reserved

#### Byte 1: Control Register (1 = Enable, 0= Disable)<sup>[8]</sup>

Bit	Pin#	Name	Default	Pin Description
Bit 7	32	SDRAM7	1	(Active/Inactive)
Bit 6	33	SDRAM6	1	(Active/Inactive)
Bit 5	35	SDRAM5	1	(Active/Inactive)
Bit 4	36	SDRAM4	1	(Active/Inactive)
Bit 3	37	SDRAM3	1	(Active/Inactive)
Bit 2	39	SDRAM2	1	(Active/Inactive)
Bit 1	40	SDRAM1	1	(Active/Inactive)
Bit 0	41	SDRAM0	1	(Active/Inactive)

#### Byte 2: Control Register (1 = Enable, 0= Disable)<sup>[8]</sup>

Bit	Pin#	Name	Default	Pin Description
Bit 7	19	PCI7	1	(Active/Inactive)
Bit 6	18	PCI6	1	(Active/Inactive)
Bit 5	17	PCI5	1	(Active/Inactive)
Bit 4	15	PCI4	1	(Active/Inactive)
Bit 3	14	PCI3	1	(Active/Inactive)
Bit 2	12	PCI2	1	(Active/Inactive)
Bit 1	11	PCI1	1	(Active/Inactive)
Bit 0	-	Reserved	0	Reserved

#### Note:

8. Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured at power-on and are not expected to be configured during the normal modes of operation.



#### Byte 3: Reserved Register (1 = Enable, 0= Disable)

Bit	Pin#	Name	Default	Pin Description
Bit 7	-	Reserved	0	Reserved
Bit 6	-	Reserved	0	Reserved
Bit 5	-	Reserved	0	Reserved
Bit 4	-	Reserved	0	Reserved
Bit 3	-	Reserved	0	Reserved
Bit 2	-	Reserved	0	Reserved
Bit 1	-	Reserved	0	Reserved
Bit 0	-	Reserved	0	Reserved

#### Byte 4: Reserved Register (1 = Enable, 0= Disable)

Bit	Pin#	Name	Default	Pin Function
Bit 7	-	SEL3	0	See Table 4
Bit 6	-	SEL2	0	See Table 4
Bit 5	-	SEL1	0	See Table 4
Bit 4	-	SEL0	0	See Table 4
Bit 3	-	FS(0:3) Override	0	0 = Select operating frequency by FS(0:3) strapping 1 = Select operating frequency by SEL(0:4) bit settings
Bit 2	-	SEL4	0	See Table 4
Bit 1	-	Reserved	0	Reserved
Bit 0	-	Reserved	0	Reserved

#### Byte 5: Reserved Register (1 = Enable, 0= Disable)

Bit	Pin#	Name	Default	Pin Description
Bit 7	-	Reserved	0	Reserved
Bit 6	-	Reserved	0	Reserved
Bit 5	-	Reserved	0	Reserved
Bit 4	-	Reserved	0	Reserved
Bit 3	-	Reserved	0	Reserved
Bit 2	-	Reserved	0	Reserved
Bit 1	-	Reserved	0	Reserved
Bit 0	-	Reserved	0	Reserved

#### Byte 6: Reserved Register (1 = Enable, 0= Disable)

Bit	Pin#	Name	Default	Pin Description
Bit 7	-	Reserved	0	Reserved
Bit 6	-	Reserved	0	Reserved
Bit 5	-	Reserved	0	Reserved
Bit 4	-	Reserved	0	Reserved
Bit 3	-	Reserved	0	Reserved
Bit 2	-	Reserved	0	Reserved
Bit 1	-	Reserved	0	Reserved
Bit 0	-	Reserved	0	Reserved



#### **Input Conditions** Output Frequency Data Byte 4, Bit 3 = 1 Spread Bit 2 Bit 7 Bit 6 Bit 5 Bit 4 SEL 4 SEL 3 SEL 2 SEL 1 SEL 0 CPU SDRAM 3V66 PCI APIC Spectrum 133.6 133.6 66.8 33.4 16.7 ±0.5% Reserved 100.2 66.8 33.4 100.2 16.7 ±0.5% 66.8 100.2 66.8 33.4 16.7 ±0.5% 71.3 35.7 17.8 ±0.5% 37.3 74.7 18.7 ±0.5% 19.5 ±0.5% 80.7 40.3 20.2 ±0.5% 77.5 38.8 19.4 ±0.5% 72.5 36.3 18.1 ±0.5% ±0.5% 17.5 ±0.5% ±0.5% 32.5 16.3 ±0.5% 63.5 31.8 15.9 ±0.5% 62.5 31.3 15.6 ±0.5% OFF 133.6 133.6 33.4 16.7 66.8 Reserved 100.2 100.2 66.8 33.4 16.7 OFF 100.2 33.4 OFF 66.8 66.8 16.7 17.5 OFF 73.3 36.7 18.3 OFF OFF 79.3 39.7 19.8 OFF 82.7 41.3 20.7 OFF 32.3 64.5 16.1 OFF 31.7 OFF 63.3 15.8 34.5 17.3 OFF 37.5 18.8 OFF 37.5 18.8 OFF OFF 83.3 83.3 41.7 20.8 OFF

#### Table 4. Additional Frequency Selections through Serial Data Interface Data Bytes





### **DC Electrical Characteristics**

DC parameters must be sustainable under steady state (DC) conditions.

#### Absolute Maximum DC Power Supply

Parameter	Description	Min.	Max.	Unit
V <sub>DDQ3</sub>	3.3V Core Supply Voltage	-0.5	4.6	V
V <sub>DDQ2</sub>	2.5V I/O Supply Voltage	-0.5	3.6	V
Τ <sub>S</sub>	Storage Temperature	-65	150	°C

#### Absolute Maximum DC I/O

Parameter	Description	Min.	Max.	Unit
V <sub>i/o3</sub>	3.3V Core Supply Voltage	-0.5	4.6	V
V <sub>i/o2</sub>	2.5V I/O Supply Voltage	-0.5	3.6	V
ESD prot.	2.5V I/O Supply Voltage	2000		V

#### **DC Operating Requirements**

Parameter	Description	Condition	Min.	Max.	Unit
V <sub>DD3</sub>	3.3V Core Supply Voltage	3.3V±5%	3.135	3.465	V
V <sub>DDQ3</sub>	DQ3 3.3V I/O Supply Voltage		3.135	3.465	V
V <sub>DDQ2</sub>	2.5V I/O Supply Voltage	2.5V±5%	2.375	2.625	V
$V_{DD3} = 3.3V \pm 5\%$	•				
V <sub>ih3</sub>	3.3V Input High Voltage	V <sub>DD3</sub>	2.0	V <sub>DD</sub> +0.3	V
V <sub>il3</sub>	3.3V Input Low Voltage		V <sub>SS</sub> -0.3	0.8	V
I <sub>il</sub>	Input Leakage Current <sup>[9]</sup>	0 <v<sub>in<v<sub>DDQ3</v<sub></v<sub>	-5	+5	μA
$V_{DDQ2} = 2.5V \pm 5\%$					
V <sub>oh2</sub>	2.5V Output High Voltage	I <sub>oh</sub> =(-1 mA)	2.0		V
V <sub>ol2</sub>	2.5V Output Low Voltage	I <sub>ol</sub> =(1 mA)		0.4	V
$V_{DDQ3} = 3.3V \pm 5\%$					
V <sub>oh3</sub>	3.3V Output High Voltage	I <sub>oh</sub> =(-1 mA)	2.4		V
V <sub>ol3</sub>	3.3V Output Low Voltage	I <sub>ol</sub> =(1 mA)		0.4	V
$V_{DDQ3} = 3.3V \pm 5\%$					
V <sub>poh3</sub>	PCI Bus Output High Voltage	I <sub>oh</sub> =(-1 mA)	2.4		V
V <sub>pol3</sub>	PCI Bus Output Low Voltage	I <sub>ol</sub> =(1 mA)		0.55	V
C <sub>in</sub>	Input Pin Capacitance			5	pF
C <sub>xtal</sub>	Xtal Pin Capacitance		13.5	22.5	pF
C <sub>out</sub>	Output Pin Capacitance			6	pF
L <sub>pin</sub>	Pin Inductance		0	7	nH
T <sub>a</sub>	Ambient Temperature	No Airflow	0	70	°C

Note:

9. Input Leakage Current does not include inputs with pull-up or pull-down resistors.



#### **AC Electrical Characteristics**

# $T_A$ = 0°C to +70°C, $V_{DDQ3}$ = 3.3V±5%, $V_{DDQ2}$ = 2.5V±5% $f_{XTL}$ = 14.31818 MHz Spread Spectrum function turned off


		66.6-M	Hz Host	100-Mł	Hz Host		
Parameter	Description	Min.	Max.	Min.	Max.	Unit	Notes
T <sub>Period</sub>	Host/CPUCLK Period	15.0	15.5	10.0	10.5	ns	10
T <sub>HIGH</sub>	Host/CPUCLK High Time	5.2	N/A	3.0	N/A	ns	13
T <sub>LOW</sub>	Host/CPUCLK Low Time	5.0	N/A	2.8	N/A	ns	14
T <sub>RISE</sub>	Host/CPUCLK Rise Time	0.4	1.6	0.4	1.6	ns	
T <sub>FALL</sub>	Host/CPUCLK Fall Time	0.4	1.6	0.4	1.6	ns	
T <sub>Period</sub>	SDRAM CLK Period	10.0	10.5	10.0	10.5	ns	10
T <sub>HIGH</sub>	SDRAM CLK High Time	3.0	N/A	3.0	N/A	ns	13
T <sub>LOW</sub>	SDRAM CLK Low Time	2.8	N/A	2.8	N/A	ns	14
T <sub>RISE</sub>	SDRAM CLK Rise Time	0.4	1.6	0.4	1.6	ns	
T <sub>FALL</sub>	SDRAM CLK Fall Time	0.4	1.6	0.4	1.6	ns	
T <sub>Period</sub>	APIC CLK Period	60.0	64.0	60.0	64.0	ns	10
T <sub>HIGH</sub>	APIC CLK High Time	25.5	N/A	25.5	N/A	ns	13
T <sub>LOW</sub>	APIC CLK Low Time	25.3	N/A	25.3	N/A	ns	14
T <sub>RISE</sub>	APIC CLK Rise Time	0.4	1.6	0.4	1.6	ns	
T <sub>FALL</sub>	APIC CLK Fall Time	0.4	1.6	0.4	1.6	ns	
T <sub>Period</sub>	3V66 CLK Period	15.0	16.0	15.0	16.0	ns	10, 12
T <sub>HIGH</sub>	3V66 CLK High Time	5.25	N/A	5.25	N/A	ns	13
T <sub>LOW</sub>	3V66 CLK Low Time	5.05	N/A	5.05	N/A	ns	14
T <sub>RISE</sub>	3V66 CLK Rise Time	0.5	2.0	0.5	2.0	ns	
T <sub>FALL</sub>	3V66 CLK Fall Time	0.5	2.0	0.5	2.0	ns	
T <sub>Period</sub>	PCI CLK Period	30.0	N/A	30.0	N/A	ns	10, 11
T <sub>HIGH</sub>	PCI CLK High Time	12.0	N/A	12.0	N/A	ns	13
T <sub>LOW</sub>	PCI CLK Low Time	12.0	N/A	12.0	N/A	ns	14
T <sub>RISE</sub>	PCI CLK Rise Time	0.5	2.0	0.5	2.0	ns	
T <sub>FALL</sub>	PCI CLK Fall Time	0.5	2.0	0.5	2.0	ns	
tp <sub>ZL</sub> , tp <sub>ZH</sub>	Output Enable Delay (All outputs)	1.0	10.0	1.0	10.0	ns	
tp <sub>LZ</sub> , tp <sub>ZH</sub>	Output Disable Delay (All outputs)	1.0	10.0	1.0	10.0	ns	
t <sub>stable</sub>	All Clock Stabilization from Power-Up		3		3	ms	

Notes:
10. Period, jitter, offset, and skew measured on rising edge at 1.25 for 2.5V clocks and at 1.5V for 3.3V clocks.
11. T<sub>HIGH</sub> is measured at 2.0V for 2.5V outputs, 2.4V for 3.3V outputs.
12. T<sub>LOW</sub> is measured at 0.4V for all outputs.
13. The time specified is measured from when V<sub>DDQ3</sub> achieves its nominal operating level (typical condition V<sub>DDQ3</sub> = 3.3V) until the frequency output is stable and operating within specification.
14. T<sub>RISE</sub> and T<sub>FALL</sub> are measured as a transition through the threshold region V<sub>ol</sub> = 0.4V and V<sub>oh</sub> = 2.0V (1 mA) JEDEC specification.



#### Group Skew and Jitter Limits

Output Group	Pin-Pin Skew Max	Cycle-Cycle Jitter	Duty Cycle	Nom Vdd	Skew, Jitter Measure Point
CPU	175 ps	250 ps	45/55	2.5V	1.25V
SDRAM	250 ps	250 ps	45/55	3.3V	1.5V
APIC	250 ps	500 ps	45/55	2.5V	1.25V
48MHz	250 ps	500 ps	45/55	3.3V	1.5V
3V66	175 ps	500 ps	45/55	3.3V	1.5V
PCI	500 ps	500 ps	45/55	3.3V	1.5V
REF	N/A	1000 ps	45/55	3.3V	1.5V






## **Ordering Information**

Ordering Code	Package Name	Package Type
W195B	Н	48-pin SSOP (300 mils)

Intel is a registered trademark of Intel Corporation.



## Package Diagram



#### Document #: 38-07160 Rev. \*\*

Page 13 of 14

© Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor against all charges.



	Document Title: W195B Frequency Generator for Integrated Core Logic Document Number: 38-07160					
REV.	REV. Issue Orig. of Change Description of Change					
**	** 110270 10/28/01 SZV Change from Spec number: 38-00815 to 38-07160					