


Dual Serial Input PLL with 2.5-GHz Prescalers

Features

- . Operating voltage 2.7V to 5.5V
- PLL1 and PLL2 operating frequency: -2.5 GHz with prescaler ratios of 32/33 or 64/65
- · Lock detect feature
- Power-down mode I_{CC} < 1 μA typical at 3.0V
- · Available in a 20-pin TSSOP (Thin Shrink Small Outline Package)
- Available in a 24-pin CSP (Chip Scale Package)
- Available in a 20-pin MLF (Mirco Lead Frame Package)

Applications

The Cypress CYW3335 is a dual serial input PLL frequency synthesizer designed to combine the Transmit and Receive RF frequency sections of wireless communications systems. Two 2.5-GHz prescalers, each with pulse swallow capability are included. The device operates from 2.7V and dissipates only 35 mW.





Pin Definitions

Pin Name	Pin No. (TSSOP)	Pin No. (CSP)	Pin No. (MLF)	Pin Type	Pin Description
V _{CC} 1	1	24	19	Р	Power Supply Connection for PLL1 and PLL2: When power is removed from both the $\rm V_{CC}1$ and $\rm V_{CC}2$ pins, all latched data is lost.
V _P 1	2	2	20	Р	PLL1 Charge Pump Rail Voltage: This voltage accommodates VCO circuits with tuning voltages higher than the V _{CC} of PLL1.
D _O PLL1	3	3	1	0	PLL1 Charge Pump Output: The phase detector gain is $I_p/2\pi$. Sense polarity can be reversed by setting the FC bit in software (via the Shift Register).
F _{IN} 1	5	5	3	I	Input to PLL1 Prescaler: Maximum frequency 2.5 GHz.
F _{IN} 1#	6	6	4	I	Complementary Input to PLL1 Prescaler: A bypass capacitor should be placed as close as possible to this pin and must be connected directly to the ground plane.
OSC_IN	8	8	6	I	Oscillator Input: This input has a V _{CC} /2 threshold and CMOS logic level sensitivity.
F _O /LD	10	11	8	0	Lock Detect Pin of PLL1 Section: This output is HIGH when the loop is locked. It is multiplexed to the output of the programmable counters or reference dividers in the test program mode. (Refer to Table 3 for configuration.)
CLOCK	11	12	9	I	Data Clock Input: One bit of data is loaded into the Shift Register on the rising edge of this signal.
DATA	12	14	10	I	Serial Data Input
LE	13	15	11	I	Load Enable: On the rising edge of this signal, the data stored in the Shift Register is latched into the reference counter and configuration controls, PLL1 or PLL2 depending on the state of the control bits.
F _{IN} 2#	15	17	13	I	Complementary Input to PLL2 Prescaler: A bypass capacitor should be placed as close as possible to this pin and must be connected directly to the ground plane.
F _{IN} 2	16	18	14	I	Input to PLL2 Prescaler: Maximum frequency 2.5 GHz.
D _O PLL2	18	20	16	0	PLL2 Charge Pump Output: The phase detector gain is $I_P/2\pi$. Sense polarity can be reversed by setting the FC bit in software (via the Shift Register).
V _P 2	19	22	17	Р	PLL2 Charge Pump Rail Voltage: This voltage accommodates VCO circuits with tuning voltages higher than the V _{CC} of PLL2.
V _{CC} 2	20	23	18	Р	Power Supply Connections for PLL1 and PLL2: When power is removed from both the $V_{CC}1$ and $V_{CC}2$ pins, all latched data is lost.
GND	4, 7, 9, 14, 17	4, 7, 10, 16, 19	2, 5, 7, 12, 15	G	Analog and Digital Ground Connections: This pin must be grounded.
N/C	N/A	1,9,13, 21	N/A	N/C	No Connect.



Absolute Maximum Ratings

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating

only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
V _{CC} or V _P	Power Supply Voltage	-0.5 to +6.5	V
V _{OUT}	Output Voltage	-0.5 to V _{CC} +0.5	V
I _{OUT}	Output Current	±15	mA
T _L	Lead Temperature	+260	°C
T _{STG}	Storage Temperature	-55 to +150	°C

Handling Precautions

Devices should be transported and stored in antistatic containers.

These devices are static sensitive. Ensure that equipment and personnel contacting the devices are properly grounded.

Cover workbenches with grounded conductive mats.

Always turn off power before adding or removing devices from system.

Protect leads with a conductive sheet when handling or transporting PC boards with devices.

If devices are removed from the moisture protective bags for more than 36 hours, they should be baked at 85°C in a moisture free environment for 24 hours prior to assembly in less than 24 hours.

Recommended Operating Conditions

Parameter	Description	Test Condition	Rating	Unit
V _{CC1} , V _{CC2}	Power Supply Voltage		2.7 to 5.5	V
V _P	Charge Pump Voltage		V _{CC} to +5.5	V
T _A	Operating Temperature	Ambient air at 0 CFM flow	-40 to +85	°C



Electrical Characteristics: $V_{CC} = V_P = 2.7V$ to 5.5V, $T_A = -40$ °C to +85°C, Unless otherwise specified

Parameter	Description	Test Condition	Pin	Min.	Тур.	Max.	Unit
I _{CC}	Power Supply Current PLL1 + PLL2	$V_{CC}1 = V_{CC}2 = 3.0V$	V _{CC} 1, V _{CC} 2		13.5		mA
I _{PD}	Power-down Current	Power-down, V _{CC} = 3.0V	V _{CC} 1, V _{CC} 2		1	25	μA
F _{IN} 1	Operating Frequency	PLL1	F _{IN} 1	100		2500	MHz
F _{IN} 2		PLL2	F _{IN} 2	100		2500	MHz
Fosc	Oscillator Input Frequency		OSC_IN	5		45	MHz
Fφ	Phase Detector Frequen- cy					10	MHz
PF _{IN} 1	Input Sensitivity	V _{CC} = 2.7V	F _{IN} 1	-15		4	dBm
		V _{CC} = 5.5V		-10		4	dBm
PF _{IN} 2		V _{CC} = 2.7V to 5.5V	F _{IN} 2	-10		4	dBm
V _{OSC}	Oscillator Input Sensitivity	V _{CC} = 3.0V	OSC_IN	0.5			V_{P-P}
I _{IH} , I _{IL}	High/Low Level Input Current			-100		100	μA
V _{IH}	High Level Input Voltage	V _{CC} = 3.0V	DATA,	V _{CC} * 0.8			V
V_{IL}	Low Level Input Voltage		CLOCK, LE			V _{CC} * 0.2	V
I _{IH}	High Level Input Current			-10	0.5	10	μΑ
I _{IL}	Low Level Input Current			-10	0.5	10	μΑ
V _{OH}	High level Output Voltage	$V_{CC} = 3.0V, I_{OH} = -1 \text{ mA}$	F _O /LD	V _{CC} * 0.8			V
V _{OL}	Low Level Output Voltage	$V_{CC} = 3.0V, I_{OL} = 1 \text{ mA}$				V _{CC} * 0.2	V
ID _{OH(SO)}	IDO High, Source Current	$V_{CC} = V_{P} = 3.0V,$	D _O PLL1		-3.8		mA
ID _{OL(SO)}	IDO Low, Source Current	$D_O = V_P/2$	D _O PLL2		-1		mA
ID _{OH(SI)}	IDO High, Sink Current				3.8		mA
ID _{OL(SI)}	IDO Low, Sink Current				1		mA
ΔID _O	ID _O Charge Pump Sink and Source Mismatch	$\begin{split} &V_{CC} = V_P = 3.0V, \\ &[IID_{O(SI)}I - IID_{O(SO)}I]/\\ &[1/2^*\{IID_{O(SI)}]I + IID_{O(SO)}I\}]^*100\% \end{split}$			3	15	%
ID _O vs T	Charge Pump Current Variation vs Temperature	$-40^{\circ}\text{C} < \text{T} < 85^{\circ}\text{C}$ $V_{DO} = V_{P}/2^{[1]}$			5		%
I _{OFF}	High-Impedance Leakage Current	V _{CC} = V _P = 3.0V, Loop locked, between reference spikes			±2.5		nA


Note:

^{1.} ID_Ovs T; Charge pump current variation vs. temperature. [IIID_{O(SI)@T}I - IID_{O(SI)@25°C}I]/IID_{O(SI)@25°C}I * 100% and [IID_{O(SO)@T}I - IID_{O(SO)@25°C}I]/IID_{O(SO)@25°C}I * 100%.




Timing Waveforms

Key:




VCO Characteristics




Phase Comparator Sense

Phase Detector Output Waveform




D_O Charge Pump Output Current Waveform





Timing Waveforms (continued)

Serial Data Input Timing Waveform [2, 3, 4, 5]



Serial Data Input

Data is input serially using the DATA, CLOCK, and LE pins. Two control bits direct data as described in Table 1.

Table 1. Control Configuration

	•	
CNT1	CNT2	Function
0	0	Program Reference 2 : R = 3 to 32767, set PLL2 (low frequency) phase detector polarity, set current in PLL2, set PLL2 to Hi-Impedance state, set monitor selector to PLL2.
0	1	Program Reference 1: R = 3 to 32767, set PLL1 (high frequency) phase detector polarity, set current in PLL1, set PLL1 to Hi-Impedance state, set monitor selector to PLL1
1	0	Program Counter for PLL2: A = 0 to 63 B = 3 to 2047, set PLL2 prescaler ratio, set PLL2 to power-down.
1	1	Program Counter for PLL1: A = 0 to 63, B = 3 to 2047, set PLL1 prescaler ratio, set PLL1 to power-down.

Notes:

- t1-t6 = t > 50 ns.
 CLOCK may remain HIGH after latching in data.
 DATA is shifted in with the MSB first.
 For DATA definitions, refer to *Table 2*.



Table 2. Shift Register Configuration $^{[6]}$

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
Refer	ence (Coun	ter an	d Cor	nfigur	ation	Bits	•		•											
CNT1	CNT2	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	FC	IDO	TS	LD	FO
Progr	amma	ble C	Counte	er bits	5																
CNT1	CNT2	A1	A2	А3	A4	A5	A6	A7	B1	B2	В3	B4	B5	B6	B7	B8	B9	B10	B11	PRE	PD
Bit(s)	Name	,	Funct	tion																	
CNT1	, CNT	2	Conti	ntrol Bits: Directs programming data to PLL1 (high frequency) or PLL2 (low frequency).																	
R1–R	15		Refer	Gerence Counter Setting Bits: 15 bits, R = 3 to 32767. ^[7]																	
FC			Phas	ase Sense of the Phase Detector: Set to match the VCO polarity, H = + (Positive VCO transfer function).																	
IDO			Char	ge Pu	mp S	etting	Bit:	D _O HI	IGH =	3.8 m	A, ID	_O LOV	V = 1 r	mA at	V _P = 3	3V.					
TS			Hi-Im	peda	nce S	tate E	Bit: Ma	akes D	O _O Hi-l	Imped	lance	for PL	L1 an	d PLL	2 whe	n HIG	θH.				
LD									ect sigi s LOV		urce p	oin 10.	Pin 1	0 is H	IGH v	vith na	arrow	low ex	cursic	ons wh	nen
FO			Frequ	iency	Out:	This b	it can	be set	to rea	d out	refere	nce or	progr	amma	ble di	vider a	at the l	_D pin	for tes	st purp	oses.
PRE			Preso	aler l	Divide	Bit:	or Pl	L1: L	OW =	32/33	and I	HIGH	= 64/6	5. Fo	r PLL2	2: LOV	V = 32	2/33 aı	nd HI	3H = 6	64/65.
PD			is disa disabl	rescaler Divide Bit: For PLL1: LOW = $32/33$ and HIGH = $64/65$. For PLL2: LOW = $32/33$ and HIGH = $64/65$. ower-down: LOW = power-up and HIGH = power-down. F_{IN} is at a high-impedance state, respective B counter disabled, forces D_O outputs to Hi-Impedance and phase comparators are disabled. The reference counter is sabled and the OSC input is high-impedance after both PLLs are powered down. Data can be input and latched the power-down state.																	
A1–A6	3		Swall	low C	ounte	r Divi	de Ra	atio: A	$\lambda = 0$ to	o 63 f	or PLL	1 and	PLL2	2.							
B1–B	11		Progi	ramm	able (Count	er Di	vide F	Ratio:	B = 3	to 204	17. ^[7]									

Table 3. F_0/LD Pin Truth Table

FO (Bit 22)	LD (Bit 21)					
PLL1	PLL2	PLL1	PLL2	F _O /LD Pin Output State				
0	0	0	0	Disable				
0	0	0	1	PLL2 Lock Detect				
0	0	1	0	PLL1 Lock Detect				
0	0	1	1	PLL1/PLL2 Lock Detect				
0	1	Х	0	PLL2 Reference Divider Output				
1	0	Х	0	PLL1 Reference Divider Output				
0	1	Х	1	PLL2 Programmable Divider Output				
1	0	Х	1	PLL1 Programmable Divider Output				
1	1	0	1	PLL2 Counter Reset				
1	1	1	0	PLL1 Counter Reset				
1	1	1	1	PLL1/PLL2 Counter Reset				

Notes:

The MSB is loaded in first.
 Low count ratios may violate frequency limits of the phase detector.



Table 4. 6-Bit Swallow Counter (A) Truth Table^[8]

Divide Ratio A	A7	A6	A5	A4	А3	A2	A 1
PLL1		1	1			1	
0	Х	0	0	0	0	0	0
1	Х	0	0	0	0	0	1
	:::	:::	:::	:::	:::	:::	:::
62	Х	1	1	1	1	1	0
63	Х	1	1	1	1	1	1
PLL2							
0	X	0	0	0	0	0	0
1	Х	0	0	0	0	0	1
	:::	:::	:::	:::	:::	:::	:::
62	Х	1	1	1	1	1	0
63	Х	1	1	1	1	1	1

Table 5. 11-Bit Programmable Counter (B) Truth Table [9]

Divide Ratio B	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::
2046	1	1	1	1	1	1	1	1	1	1	0
2047	1	1	1	1	1	1	1	1	1	1	1

Table 6. 15-Bit Programmable Reference Counter (for PLL1 and PLL2) Truth Table^[9]

Divide Ratio R	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::
32766	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Ordering Information^[10]

Ordering Code	Package Name	Package Type	Tape and Reel Option
CYW3335	ZI BCI LFI	20-pin Thin Shrink Small Outline Package (0.173" wide) 24-pin Chip Scale Package (3.5 mm X 4.5 mm) 20-pin Micro Lead Frame (4 mm x 4 mm)	TR

Notes:

8. B is greater than or equal to A.
9. Divide ratio less than 3 is prohibited. The divide ratio can be calculated using the following equation: $fvco = \{(P * B) + A\} * fosc / R where (A \le B)$

fvco: Output frequency of the external VCO.

fosc: The crystal reference oscillator frequency.

A: Preset divide ratio of the 6-bit swallow counter (0 to 63).

B: Preset ratio of the 11-bit programmable counter (3 to 2047).

P: Preset divide ratio of the dual modulus prescaler.

R: Preset ratio of the 15-bit programmable reference counter (3 to 32767). The divide ratio N = (P * B) + A.

10. Operating temperature range: -40°C to +85°C.



Typical Performance Characteristics





Figure 1. Do Output Current High Mode



Charge Pump Current vs D Voltage

lcp=Low

Do Output Current Low Mode





Figure 3. PLL Reference Spurs PLL Reference Spurious Level is -85.5 dBc




Marker Reference Input Real Imaginar y Number Frequency Marker 1 623 -823 100 MHz Marker 2 21 -120 1 GHz Marker 3 -55 1.8 GHz 14 Marker 4 -39 2.2 GHz 13


Figure 4. Input Impedance $F_{IN}1$, $F_{IN}2$ VCC = 2.7 to 5.5V, $F_{IN} = 75$ MHz to 2.6 GHz





Package Diagram

20-Pin Thin Shrink Small Outline Package (TSSOP, 0.173" wide)









(SEE NOTE 9)

NOTES:

- OTES.
 DIE THICKNESS ALLOWABLE IS 0.279±0.0127 (.0110±.0005 INCHES)
 DIMENSIONING & TOLERANCES PER ANSI,Y14.5M-1982.
 "I" IS A REFERENCE DATUM.

- "T" IS A REFERENCE DATUM.

 "T" IS "A TEREFERENCE DATUMS, AND DO NOT INCLIDE MOLDFLASH OF PROTEUSIONS, AND ARE MEASURED AT THE PARTING LINE, MOLD FLASH OR PROTEUSIONS SHALL NOT EXCEED 0.15mm PER SIDE DIMENSION IS THE LEIRSTH OF TERMINAL. POR SOLDERING TO A SUBSTRATE

 FOR SOLDERING TO A SUBSTRATE

 TERMINAL POSITIONS ARE SHOWN FOR REFERENCE ONLY.

 FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 0.075 MAY THE ALEAD WITH THE SHALL SHAL

- SPACE BETWEEN PROTRUSIONS AND AN ADJACENT LEAD TO BE 0.14mm SEE DETAILS BY AND C'.


 DETAIL "C" TO BE DETERNINED AT 0.10

 TO 0.25 MM FROM THE LEAD TO P.

 CONTROLLING DIMENSION: MILLIMETERS.

 THIS PART IS COMPLIANT WITH JECOS SPECIFICATION MO-153.

 VARIATIONS AA, AB, AC, AD AND AE.





THIS TABLE IN MILLIMETERS

S		COMMO			NOTE		4		6
M B	DI	MENSIO	NS	N _{OTE}	VARI-		D		N
1 %	MIN.	NOM.	MAX.	T _E	ATIONS	MIN.	NOM.	MAX.	
Α			1.10		AA	2.90	3.00	3.10	8
A ₁	0.05	0.10	0.15		AB	4.90	5.00	5.10	14
A ₂	0.85	0.90	0.95		AC	4.90	5.00	5.10	16
b	0.19	-	0.30	8	AD	6.40	6.50	6.60	20
b1	0.19	0.22	0.25		AE	7.70	7.80	7.90	24
С	0.090	-	0.20		AF	9.60	9.70	9.80	28
c1	0.090	0.127	0.135						
D	SEE	VARIATION	is	4					
Е	4.30	4.40	4.50	4					
е		0.65 BSC							
Н	6.25	6.40	6.50						
L	0.50	0.60	0.70	5					
Ŋ	SEE	VARIATION	IS	6					
οĈ	0°	4°	8°						

THIS TABLE IN INCHES


S	COMMON				NOTE		4		6
M B	DIMENSIONS			No VARI-		D			N
2	MIN.	NOM.	MAX.	T _E	ATIONS	MIN.	NOM.	MAX.	
Α			.0433		AA	.114	.118	.122	8
A ₁	.002	.004	.006		AB	.193	.197	.201	14
A ₂	.0335	.0354	.0374		AC	.193	.197	.201	16
b	.0075	-	.0118	8	AD	.252	.256	.260	20
b1	.0075	.0087	.0098		AE	.303	.307	.311	24
С	.0035	-	.0079		AF	.378	.382	.386	28
c1	.0035	.0050	.0053						
D	SEE VARIATIONS			4					
E	.169	.173	.177	4					
е	.0256 BSC								
Н	.246	.252	.256						
L	.020	.024	.028	5					
Ŋ	SEE VARIATIONS			6					
68	0°	4°	8°						


VARIATION AF IS DESIGNED BUT NOT TOOLED



Package Diagram


24-Pin Chip Scale Package (CSP 3.5 mm X 4.5 mm)





TOP VIEW

SIDE VIEW




ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14,5M-1994, UNLESS OTHERWISE SPECIFIED



Package Diagram

20-Pin Micro Lead Frame Package (MLF 4 mm X 4 mm)



S	COMMON						
N B	DIMENSIONS						
S Y N B O L	MIN,	NOM.	MAX.	NO T E			
A A1	-	0.85	1.00				
A1	0.00	0.01	0.05	11			
A2	ı	0.65	0.80				
A3	0.20 REF.						
D	4.00 BSC						
D1	3.75 BSC						
Ε	4.00 BSC						
E1	3.75 BSC						
θ			12				
Р	0.24	0.42	0.60				
R	0.13	0.17 0.50 BSC	0.23				
е							
N	20						
Nd	5 5						
Ne				3 3 3			
L	0.50	0.60	0.75				
b	0.18	0.23	0.30	4			
Q	0.30	0.40	0.65				
D2	1.55	1.70	1.85				
E2	1.55	1.70	1.85				

NOTES: 1. DIE

1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM(.012 INCHES MAXIMUM) 2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. – 1994.

3. N IS THE NUMBER OF TERMINALS.

Nd is the number of terminals in X-direction & Ne is the number of terminals in Y-direction.

DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.

BELIMEN 0.20 AND 0.25mm FROM TERMINAL TIP.

5. THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE

PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.

6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.

7. ALL DIMENSIONS ARE IN MILLIMETERS.

8. THE SHAPE SHOWN ON FOUR CORNERS ARE NOT ACTUAL I/O.

9. PACKAGE WARPAGE MAX 0.05mm.

APPLIED FOR EXPOSED PAD AND TERMINALS.
EXCLUDE EMBEDDING PART OF EXPOSED
PAD FROM MEASURING.

11. APPLIED ONLY FOR TERMINALS.

CYW3335

Document Title: CYW3335 Dual Serial Input PLL with 2.5-GHz Prescalers Document Number: 38-07237						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	110502	01/07/02	SZV	Change from Spec number: 38-00964 to 38-07237		

Document #: 38-07237 Rev. **