
# FTG for Intel Pentium 4 CPU and Chipsets

#### **Features**

- Compatible with Intel® CK-Titan and CK-408 Clock Synthesizer/Driver specifications
- System frequency synthesizer for Intel Brookdale 845 and Brookdale-G Pentium® 4 Chipsets
- Programmable clock output frequency with less than 1-MHz increment
- Integrated fail-safe Watchdog timer for system recovery
- · Automatically switch to HW-selected or SW-programmed clock frequency with Watchdog timer time-out
- · Capable of generating system reset after Watchdog timer time-out or change in output frequency via SMBus interface occurs
- Support SMBus byte Read/Write and block Read/Write operations to simplify system BIOS development
- Vendor- and revision-ID support
- Programmable drive strength support
- Programmable output skew support
- Power management control inputs
- Available in 48-pin SSOP

CPU	3V66	PCI	REF	48M	24_48M
× 3	× 3	× 10	× 2	× 2	× 1





## **Pin Definitions**

Pin Name	Pin No.	Pin Type	Pin Description
×1	3	I	Crystal Connection or External Reference Frequency Input: This pin has dual functions. It can be used as an external 14.318-MHz crystal connection or as an external reference frequency input.
×2	4	0	<b>Crystal Connection:</b> Connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected.
REFO/MULTSEL0	48	I/O	Reference Clock O/Current Multiplier Selection 0: 3.3V 14.318-MHz clock output. This pin also serves as a power-on strap option to determine the current multiplier for CPU clock outputs. MULTSEL1:0 definitions are as follows:  MULTSEL1:0  00 = loh is 4 × IREF  01 = loh is 5 × IREF  10 = loh is 6 × IREF
REF1/MULTSEL1	1	I/O	11 = Ioh is 7 × IREF  **Reference Clock 1/Current Multiplier Selection 1: 3.3V 14.318-MHz clock output. This pin also serves as a power-on strap option to determine the current multiplier for the CPU clock outputs. MULTSEL1:0 definitions are as follows:  **MULTSEL1:0** 00 = Ioh is 4 × IREF 01 = Ioh is 5 × IREF 10 = Ioh is 6 × IREF 11 = Ioh is 7 × IREF
CPU0:1, CPU0:1#	41, 38, 40, 37	0	<b>CPU Clock Outputs:</b> Frequency is set by the FS0:4 inputs or through serial input interface.
CPU_ITP, CPU_ITP#	44, 45	I/O	<b>CPU Clock Output for ITP:</b> Frequency is set by the FS0:4 inputs or through serial input interface.
3V66_0:2	31, 30, 28,	0	66-MHz Clock Outputs: 3.3V fixed 66-MHz clock.
PCI_F0/FS2	6	I/O	Free-Running PCI Output 0/Frequency Select 2: 3.3V free-running PCI output. This pin also serves as a power-on strap option to determine device operating frequency as described in the Frequency Selection Table.
PCI_F1/FS3	7	I/O	Free-Running PCI Output 1/Frequency Select 3: 3.3V free-running PCI output. This pin also serves as a power-on strap option to determine device operating frequency as described in the Frequency Selection Table.
PCI_F2	8	I/O	Free-Running PCI Output 2: 3.3V free-running PCI output.
PCI0/FS4	10	I/O	<b>PCI Output 0/Frequency Select 4:</b> 3.3V PCI output. This pin also serves as a power-on strap option to determine device operating frequency as described in the Frequency Selection Table.
PCI1:6	11, 12, 14, 15, 16, 17	0	PCI Clock Output 1 to 6: 3.3V PCI clock outputs.
48MHz_0/FS0	22	I/O	<b>48MHz Output/Frequency Select 0:</b> 3.3V fixed 48-MHz, non-spread spectrum output. This pin also serves as a power-on strap option to determine device operating frequency as described in the Frequency Selection Table.
48MHz_1	25	0	48MHz Output: 3.3V fixed 48-MHz non-spread spectrum output.
24_48MHz/FS1	23	I/O	<b>24 or 48MHz Output/Frequency Select 1:</b> 3.3V fixed 24-MHz or 48-MHz non-spread spectrum output. This pin also serves as a power-on strap option to determine device operating frequency as described in the Frequency Selection Table.
PWR_DWN#	42	I	<b>Power Down Control:</b> 3.3V LVTTL-compatible input that places the device in power down mode when held low.
SCLK	27	I	SMBus Clock Input: Clock pin for serial interface.



# Pin Definitions (continued)

Pin Name	Pin No.	Pin Type	Pin Description
SDATA	26	I/O	SMBus Data Input: Data pin for serial interface.
RST#	20	O (open- drain)	System Reset Output: Open-drain system reset output.
IREF	35	I	<b>Current Reference for CPU output:</b> A precision resistor is attached to this pin which is connected to the internal current reference.
VTT_PWRGD#	19	I	Powergood from Voltage Regulator Module (VRM): 3.3V LVTTL input. VTT_PWRGD# is a level sensitive strobe used to determine when FS0:4 and MULTSEL0:1 inputs are valid and OK to be sampled (Active LOW). Once VTT_PWRGD# is sampled LOW, the status of this input will be ignored.
VDD_REF,	2, 9, 18, 24	Р	3.3V Power Connection: Power supply for CPU outputs buffers, 3V66 output
VDD _PCI,	32, 39, 46		buffers, PCI output buffers, reference output buffers and 48MHz output buffers. Connect to 3.3V.
VDD_48MHz,			Connect to 3.3v.
VDD_3V66,			
VDD_CPU			
GND_PCI,	5, 13, 21,	G	Ground Connection: Connect all ground pins to the common system ground
GND_48MHz,	29, 36, 43,		plane.
GND_3V66,	47		
GND_CPU,			
GND_REF,			
VDD_CORE	34	Р	<b>3.3V Analog Power Connection:</b> Power supply for core logic, PLL circuitry. Connect to 3.3V.
GND_CORE	33	G	Analog Ground Connection: Ground for core logic, PLL circuitry.

# **Swing Select Functions**

MULTSEL1	MULTSEL0	Board Target Trace/Term Z	Reference R, IREF = V <sub>DD</sub> /(3*Rr)	Output Current	V <sub>OH</sub> @ Z
0	0	50 Ohm	Rr = 221 1%, IREF = 5.00mA	I <sub>OH</sub> = 4*Iref	1.0V @ 50
0	0	60 Ohm	Rr = 221 1%, IREF = 5.00mA	I <sub>OH</sub> = 4*Iref	1.2V @ 60
0	1	50 Ohm	Rr = 221 1%, IREF = 5.00mA	I <sub>OH</sub> = 5*Iref	1.25V @ 50
0	1	60 Ohm	Rr = 221 1%, IREF = 5.00mA	I <sub>OH</sub> = 5*Iref	1.5V @ 60
1	0	50 Ohm	Rr = 221 1%, IREF = 5.00mA	I <sub>OH</sub> = 6*Iref	1.5V @ 50
1	0	60 Ohm	Rr = 221 1%, IREF = 5.00mA	I <sub>OH</sub> = 6*Iref	1.8V @ 60
1	1	50 Ohm	Rr = 221 1%, IREF = 5.00mA	I <sub>OH</sub> = 7*Iref	1.75V @ 50
1	1	60 Ohm	Rr = 221 1%, IREF = 5.00mA	I <sub>OH</sub> = 7*Iref	2.1V @ 60
0	0	50 Ohm	Rr = 475 1%, IREF = 2.32mA	I <sub>OH</sub> = 4*Iref	0.47V @ 50
0	0	60 Ohm	Rr = 475 1%, IREF = 2.32mA	I <sub>OH</sub> = 4*Iref	0.56V @ 60



#### Swing Select Functions (continued)

MULTSEL1	MULTSEL0	Board Target Trace/Term Z	Reference R, IREF = V <sub>DD</sub> /(3*Rr)	Output Current	V <sub>OH</sub> @ Z
0	1	50 Ohm	Rr = 475 1%, IREF = 2.32mA	I <sub>OH</sub> = 5*Iref	0.58V @ 50
0	1	60 Ohm	Rr = 475 1%, IREF = 2.32mA	I <sub>OH</sub> = 5*Iref	0.7V @ 60
1	0	50 Ohm	Rr = 475 1%, IREF = 2.32mA	I <sub>OH</sub> = 6*Iref	0.7V @ 50
1	0	60 Ohm	Rr = 475 1%, IREF = 2.32mA	I <sub>OH</sub> = 6*Iref	0.84V @ 60
1	1	50 Ohm	Rr = 475 1%, IREF = 2.32mA	I <sub>OH</sub> = 7*Iref	0.81V @ 50
1	1	60 Ohm	Rr = 475 1%, IREF = 2.32mA	I <sub>OH</sub> = 7*Iref	0.97V @ 60

#### **Serial Data Interface**

To enhance the flexibility and function of the clock synthesizer, a two signal serial interface is provided. Through the Serial Data Interface, various device functions such as individual clock output buffers can be individually enabled or disabled.

The registers associated with the Serial Data Interface initializes to its default setting upon power-up; therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if required. The interface can also be used during system operation for power management functions.

#### **Data Protocol**

The clock driver serial protocol accepts byte Write, byte Read, block Write and block Read operation from the controller. For a block Write/Read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte Write and byte Read operations, the system controller can access individual indexed bytes. The offset of the indexed byte is encoded in the command code, as described in *Table 1*.

The block Write and block Read protocol is outlined in *Table 2* while *Table 3* outlines the corresponding byte Write and byte Read protocol.

The slave receiver address is 11010010 (D2h).

Table 1. Command Code Definition

Bit	Descriptions
7	0 = Block Read or block Write operation 1 = Byte Read or byte Write operation
6:0	Byte offset for byte Read or byte Write operation. For block Read or block Write operations, these bits should be '0000000.'

Table 2. Block Read and Block Write Protocol

	Block Write Protocol		Block Read Protocol
Bit	Description	Bit	Description
1	Start	1	Start
2:8	Slave address – 7 bit	2:8	Slave address – 7 bit
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
11:18	Command code – 8 bit '00000000' stands for block operation	11:18	Command code – 8 bit '00000000' stands for block operation
19	Acknowledge from slave	19	Acknowledge from slave
20:27	Byte count – 8 bits	20	Repeat start
28	Acknowledge from slave	21:27	Slave address – 7 bits
29:36	Data byte 0 – 8 bits	28	Read
37	Acknowledge from slave	29	Acknowledge from slave



Table 2. Block Read and Block Write Protocol (continued)

	Block Write Protocol		Block Read Protocol
Bit	Description	Bit	Description
38:45	Data byte 1 – 8 bits	30:37	Byte count from slave – 8 bits
46	Acknowledge from slave	38	Acknowledge
	Data byte N/slave acknowledge	39:46	Data byte from slave – 8 bits
	Data byte N – 8 bits	47	Acknowledge
	Acknowledge from slave	48:55	Data byte from slave – 8 bits
	Stop	56	Acknowledge
			Data bytes from slave/acknowledge
			Data byte N from slave – 8 bits
			Not acknowledge
			Stop

Table 3. Byte Read and Byte Write Protocol

	Byte Write Protocol		Byte Read Protocol
Bit	Description	Bit	Description
1	Start	1	Start
2:8	Slave address – 7 bit	2:8	Slave address – 7 bit
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
11:18	Command code – 8 bit '1xxxxxxx' stands for byte operation bit[6:0] of the command code represents the offset of the byte to be accessed	11:18	Command code – 8 bit '1xxxxxxx' stands for byte operation bit[6:0] of the command code represents the offset of the byte to be accessed
19	Acknowledge from slave	19	Acknowledge from slave
20:27	Data byte – 8 bits	20	Repeat start
28	Acknowledge from slave	21:27	Slave address – 7 bits
29	Stop	28	Read
		29	Acknowledge from slave
		30:37	Data byte from slave – 8 bits
		38	Not acknowledge
		39	Stop



# **Data Byte Configuration Map**

## Data Byte 0

Bit	Pin#	Name	Description	Power On Default
Bit 7	_	Spread Select2	'000' = OFF	0
Bit 6	_	Spread Select1	'001' = Reserved	0
Bit 5	_	Spread Select0	'010' = Reserved	0
			'011' = Reserved	
			'100' = ±0.25%	
			'101' = -0.5%	
			'110' = ±0.5%	
			'111' = ±0.38%	
Bit 4	_	SEL4	SW frequency selection bits. See Table 4.	0
Bit 3	_	SEL3		0
Bit 2	_	SEL2		0
Bit 1	_	SEL1		0
Bit 0	_	SEL0		0

## Data Byte 1

Bit	Pin#	Name	Description	Power On Default
Bit 7	38, 37	CPU1, CPU1#	(Active/Inactive)	1
Bit 6	41, 40	CPU0, CPU0#	(Active/Inactive)	1
Bit 5	22	48MHz_0	(Active/Inactive)	1
Bit 4	23	24_48MHz	(Active/Inactive)	1
Bit 3	_	Reserved	Reserved	0
Bit 2	28	3V66_2	(Active/Inactive)	1
Bit 1	30	3V66_1	(Active/Inactive)	1
Bit 0	31	3V66_0	(Active/Inactive)	1

Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	25	48MHz_1	(Active/Inactive)	1
Bit 6	17	PCI6	(Active/Inactive)	1
Bit 5	16	PCI5	(Active/Inactive)	1
Bit 4	15	PCI4	(Active/Inactive)	1
Bit 3	14	PCI3	(Active/Inactive)	1
Bit 2	12	PCI2	(Active/Inactive)	1
Bit 1	11	PCI1	(Active/Inactive)	1
Bit 0	10	PCI0	(Active/Inactive)	1



Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	8	PCI_F2	(Active/Inactive)	1
Bit 6	7	PCI_F1	(Active/Inactive)	1
Bit 5	6	PCI_F0	(Active/Inactive)	1
Bit 4	_	Reserved	Reserved	0
Bit 3	44, 45	CPU_ITP, CPU_ITP#	(Active/Inactive)	1
Bit 2	_	Reserved	Reserved	0
Bit 1	1	REF1	(Active/Inactive)	1
Bit 0	48	REF0	(Active/Inactive)	1

## Data Byte 4

Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	_	MULTSEL_Override	This bit controls the selection of IREF multiple.  0 = HW control; IREF multiplier is determined by  MULTSEL[0:1] input pins.  1 = SW control; IREF multiplier is determined by Byte[4],  Bit[5:6].	0
Bit 6	_	SW_MULTSEL1	IREF multiplier	0
Bit 5	_	SW_MULTSEL0	00 = Ioh is 4 × IREF 01 = Ioh is 5 × IREF 10 = Ioh is 6 × IREF 11 = Ioh is 7 × IREF	0
Bit 4	-	Reserved	Reserved	Reserved
Bit 3	_	Reserved	Reserved	Reserved
Bit 2	_	Reserved	Reserved	Reserved
Bit 1	_	Reserved	Reserved	Reserved
Bit 0	_	Reserved	Reserved	Reserved

Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	10	Latched FS4 input	Latched FS[4:0] inputs. These bits are Read-only.	Х
Bit 6	7	Latched FS3 input		Х
Bit 5	6	Latched FS2 input		Х
Bit 4	23	Latched FS1 input		Х
Bit 3	22	Latched FS0 input		Х
Bit 2	_	FS_Override	0 = Select operating frequency by FS[4:0] input pins 1 = Select operating frequency by SEL[4:0] settings	0
Bit 1	_	Reserved	Reserved	0
Bit 0	23	SEL 48MHZ	0 = 24 MHz 1 = 48 MHz	0



Bit	Pin#	Name	Pin Description	Power On Default
Bit 7		Revision_ID3	Revision ID bit[3]	0
Bit 6		Revision_ID2	Revision ID bit[2]	0
Bit 5		Revision_ID1	Revision ID bit[1]	0
Bit 4		Revision_ID0	Revision ID bit[0]	0
Bit 3		Vendor_ID3	Bit[3] of Cypress's Vendor ID. This bit is Read-only.	1
Bit 2		Vendor_ID2	Bit[2] of Cypress's Vendor ID. This bit is Read-only.	0
Bit 1		Vendor _ID1	Bit[1] of Cypress's Vendor ID. This bit is Read-only.	0
Bit 0		Vendor _ID0	Bit[0] of Cypress's Vendor ID. This bit is Read-only.	0

## Data Byte 7

Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	_	Reserved	Reserved	0
Bit 6	_	Reserved	Reserved	0
Bit 5	_	Reserved	Reserved	0
Bit 4	_	Reserved	Reserved	0
Bit 3	_	Reserved	Reserved	0
Bit 2	_	Reserved	Reserved	0
Bit 1	_	Reserved	Reserved	0
Bit 0	_	Reserved	Reserved	0

#### Data Byte 8

Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	_	Reserved	Reserved	0
Bit 6	_	Reserved	Reserved	0
Bit 5	_	WD_TIMER4	These bits store the time-out value of the Watchdog timer.	1
Bit 4	_	WD_TIMER3	The scale of the timer is determined by the pre-scaler. The timer can support a value of 150 ms to 4.8 sec when	1
Bit 3	_	WD_TIMER2	the pre-scaler is set to 150 ms. If the pre-scaler is set to	1
Bit 2	_	WD_TIMER1	2.5 sec, it can support values from 2.5 sec to 80 sec.	1
Bit 1	_	WD_TIMER0	When the Watchdog timer reaches "0," it will set the WD_TO_STATUS bit and generate Reset if RST_EN_WD is enabled.	1
Bit 0	-	WD_PRE_SCALER	0 = 150ms 1 = 2.5 sec	0

Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	_	48MHz_DRV	48- and 24_48-MHz clock output drive strength 0 = Normal 1 = High drive	0



## Data Byte 9 (continued)

Bit	Pin#	Name	Pin Description	Power On Default
Bit 6	_	PCI_DRV	PCI clock output drive strength 0 = Normal 1 = High drive	0
Bit 5	_	3V66_DRV	3V66 clock output drive strength 0 = Normal 1 = High drive	0
Bit 4	-	RST_EN_WD	This bit will enable the generation of a Reset pulse when a Watchdog timer time-out occurs.  0 = Disabled  1 = Enabled	0
Bit 3	-	RST_EN_FC	This bit will enable the generation of a Reset pulse after a frequency change occurs.  0 = Disabled  1 = Enabled	0
Bit 2	-	WD_TO_STATUS	Watchdog timer time-out status bit 0 = No time-out occurs (Read); Ignore (Write) 1 = Time-out occurred (Read); Clear WD_TO_STATUS (Write)	0
Bit 1	_	WD_EN	0 = Stop and reload Watchdog timer 1 = Enable Watchdog timer. It will start counting down after a frequency change occurs.  Note: CY28328 will generate system reset, reload a recovery frequency, and lock itself into a recovery frequency mode after a Watchdog timer time-out occurs. Under recovery frequency mode, CY28328 will not respond to any attempt to change output frequency via the SMBus control bytes. System software can unlock CY28328 from its recovery frequency mode by clearing the WD_EN bit.	0
Bit 0	_	Reserved	Reserved	0

Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	_	CPU_Skew2	CPU skew control	0
Bit 6	_	CPU_Skew1	000 = Normal 001 = -150 ps	0
Bit 5	-	CPU_Skew0	010 = -130 ps 010 = -300 ps 011 = -450 ps 100 = +150 ps 101 = +300 ps 110 = +450 ps 111 = +600 ps	0
Bit 4	_	Reserved	Reserved	0
Bit 3	_	PCI_Skew1	PCI skew control	0
Bit 2	_	PCI_Skew0	00 = Normal 01 = -500 ps 10 = Reserved 11 = +500 ps	0
Bit 1	_	3V66_Skew1	3V66 skew control	0
Bit 0	-	3V66_Skew0	00 = Normal 01 = -150 ps 10 = +150 ps 11 = +300 ps	0



Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	_	ROCV_FREQ_N7	If ROCV_FREQ_SEL is set, the values programmed in	0
Bit 6	_	ROCV_FREQ_N6	ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0] will be use to determine the recovery CPU output frequency	0
Bit 5	_	ROCV_FREQ_N5	when a Watchdog timer time-out occurs.	0
Bit 4	_	ROCV_FREQ_N4	The setting of FS_Override bit determines the frequency	0
Bit 3	_	ROCV_FREQ_N3	ratio for CPU and other output clocks. When FS_Override bit is cleared, the same frequency ratio stated in the	0
Bit 2	_	ROCV_FREQ_N2	Latched FS[4:0] register will be used. When it is set, the	0
Bit 1	_	ROCV_FREQ_N1	frequency ratio stated in the SEL[4:0] register will be used.	0
Bit 0	_	ROCV_FREQ_N0		0

## Data Byte 12

Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	_	ROCV_FREQ_SEL	ROCV_FREQ_SEL determines the source of the recover frequency when a Watchdog timer time-out occurs. The clock generator will automatically switch to the recovery CPU frequency based on the selection on ROCV_FREQ_SEL.  0 = From latched FS[4:0]  1 = From the settings of ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0]	0
Bit 6	_	ROCV_FREQ_M6	If ROCV_FREQ_SEL is set, the values programmed in	0
Bit 5	_	ROCV_FREQ_M5	ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0] will be used to determine the recovery CPU output frequency	0
Bit 4	_	ROCV_FREQ_M4	when a Watchdog timer time-out occurs.	0
Bit 3	_	ROCV_FREQ_M3	The setting of FS_Override bit determines the frequency	0
Bit 2	_	ROCV_FREQ_M2	ratio for CPU and other output clocks. When FS_Override bit is cleared, the same frequency ratio stated in the	0
Bit 1	_	ROCV_FREQ_M1	Latched FS[4:0] register will be used. When it is set, the	0
Bit 0	_	ROCV_FREQ_M0	frequency ratio stated in the SEL[4:0] register will be used.	0

Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	_	CPU_FSEL_N7	If Prog_Freq_EN is set, the values programmed in	0
Bit 6	_	CPU_FSEL_N6	CPU_FSEL_N[7:0] and CPU_FSEL_M[6:0] will be used to determine the CPU output frequency. The new	0
Bit 5	_	CPU_FSEL_N5	frequency will start to load whenever CPU_FSELM[6:0] is	0
Bit 4	_	CPU_FSEL_N4	updated.	0
Bit 3	_	CPU_FSEL_N3	The setting of FS_Override bit determines the frequency ratio for CPU and other output clocks. When it is cleared,	0
Bit 2	_	CPU_FSEL_N2	the same frequency ratio stated in the Latched FS[4:0]	0
Bit 1	_	CPU_FSEL_N1	register will be used. When it is set, the frequency ratio stated in the SEL[4:0] register will be used.	0
Bit 0	_	CPU_FSEL_N0	stated in the OLE[4.0] register will be ased.	0



Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	-	Pro_Freq_EN	Programmable output frequencies enabled 0 = Disabled 1 = Enabled	0
Bit 6	_	CPU_FSEL_M6	If Prog_Freq_EN is set, the values programmed in	0
Bit 5	_	CPU_FSEL_M5	CPU_FSEL_N[7:0] and CPU_FSEL_M[6:0] will be used to determine the CPU output frequency. The new	0
Bit 4	_	CPU_FSEL_M4	frequency will start to load whenever CPU_FSELM[6:0] is	0
Bit 3	_	CPU_FSEL_M3	updated.	0
Bit 2	_	CPU_FSEL_M2	The setting of FS_Override bit determines the frequency ratio for CPU and other output clocks. When it is cleared,	0
Bit 1	_	CPU_FSEL_M1	the same frequency ratio stated in the Latched FS[4:0]	0
Bit 0	_	CPU_FSEL_M0	register will be used. When it is set, the frequency ratio stated in the SEL[4:0] register will be used.	0

# Data Byte 15

Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	-	Reserved	Reserved	0
Bit 6	_	Reserved	Reserved	0
Bit 5	-	Reserved	Reserved	0
Bit 4	_	Reserved	Reserved	0
Bit 3	-	Reserved	Reserved	0
Bit 2	_	Reserved	Reserved	0
Bit 1	_	Vendor Test Mode	Reserved. Write with "1."	1
Bit 0	_	Vendor Test Mode	Reserved. Write with "1."	1

## Data Byte 16

Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	_	Reserved	Reserved	0
Bit 6	_	Reserved	Reserved	0
Bit 5	_	Reserved	Reserved	0
Bit 4	_	Reserved	Reserved	0
Bit 3	_	Reserved	Reserved	0
Bit 2	_	Reserved	Reserved	0
Bit 1	_	Reserved	Reserved	0
Bit 0	_	Reserved	Reserved	0

Bit	Pin#	Name	Pin Description	Power On Default
Bit 7	_	Reserved	Reserved	0
Bit 6	_	Reserved	Reserved	0



#### Data Byte 17 (continued)

Bit	Pin#	Name	Pin Description	Power On Default
Bit 5	_	Reserved	Reserved	0
Bit 4	_	Reserved	Reserved	0
Bit 3	_	Reserved	Reserved	0
Bit 2	_	Reserved	Reserved	0
Bit 1	_	Reserved	Reserved	0
Bit 0	_	Reserved	Reserved	0

**Table 4. Frequency Selection Table** 

	Inp	ut Conditi	ions		(	Output Frequenc	у	
FS4	FS3	FS2	FS1	FS0				PLL Gear Constants
SEL4	SEL3	SEL2	SEL1	SEL0	CPU	3V66	PCI	(G)
0	0	0	0	0	102.0	68.0	34.0	48.00741
0	0	0	0	1	105.0	70.0	35.0	48.00741
0	0	0	1	0	108.0	72.0	36.0	48.00741
0	0	0	1	1	111.0	74.0	37.0	48.00741
0	0	1	0	0	114.0	76.0	38.0	48.00741
0	0	1	0	1	117.0	78.0	39.0	48.00741
0	0	1	1	0	120.0	80.0	40.0	48.00741
0	0	1	1	1	123.0	82.0	41.0	48.00741
0	1	0	0	0	126.0	63.0	31.5	48.00741
0	1	0	0	1	130.0	65.0	32.5	48.00741
0	1	0	1	0	136.0	68.0	34.0	48.00741
0	1	0	1	1	140.0	70.0	35.0	48.00741
0	1	1	0	0	144.0	72.0	36.0	48.00741
0	1	1	0	1	148.0	74.0	37.0	48.00741
0	1	1	1	0	152.0	76.0	38.0	48.00741
0	1	1	1	1	156.0	78.0	39.0	48.00741
1	0	0	0	0	160.0	80.0	40.0	48.00741
1	0	0	0	1	164.0	82.0	41.0	48.00741
1	0	0	1	0	166.6	66.6	33.3	48.00741
1	0	0	1	1	170.0	68.0	34.0	48.00741
1	0	1	0	0	175.0	70.0	35.0	48.00741
1	0	1	0	1	180.0	72.0	36.0	48.00741
1	0	1	1	0	185.0	74.0	37.0	48.00741
1	0	1	1	1	190.0	76.0	38.0	48.00741
1	1	0	0	0	66.8	66.8	33.4	48.00741
1	1	0	0	1	100.2	66.8	33.4	48.00741
1	1	0	1	0	133.6	66.8	33.4	48.00741
1	1	0	1	1	200.4	66.8	33.4	48.00741
1	1	1	0	0	66.6	66.6	33.3	48.00741
1	1	1	0	1	100.0	66.6	33.3	48.00741
1	1	1	1	0	200.0	66.6	33.3	48.00741
1	1	1	1	1	133.3	66.6	33.3	48.00741



# Programmable Output Frequency, Watchdog Timer and Recovery Output Frequency Functional Description

The programmable output frequency feature allows users to generate any CPU output frequency in the range of 50 to 248 MHz. Cypress offers the most dynamic and the simplest programming interface for system developers to utilize this feature in their platforms.

The Watchdog Timer and Recovery Output Frequency features allow users to implement a recovery mechanism when the system hangs or getting unstable. System BIOS or other control software can enable the Watchdog timer before they attempt to make a frequency change. If the system hangs and a Watchdog timer time-out occurs, a system reset will be generated and a recovery frequency will be activated.

All the related registers are summarized in the following table.

#### **Register Summary**

Name	Description
Pro_Freq_EN	Programmable output frequencies enabled 0 = Disabled (default) 1 = Enabled When it is disabled, the operating output frequency will be determined by either the latched value of FS[4:0] inputs or the programmed value of SEL[4:0]. If FS_Override bit is clear, latched FS[4:0] inputs will be used. If FS_Override bit is set, programmed value of SEL[4:0] will be used. When it is enabled, the CPU output frequency will be determined by the programmed value of CPUFSEL_N, CPUFSEL_M, and the PLL Gear Constant. The program value of FS_Override, SEL[4:0], or the latched value of FS[4:0] will determine the PLL Gear Constant and the frequency ratio between CPU and other frequency outputs.
FS_Override	When Pro_Freq_EN is cleared or disabled,  0 = Select operating frequency by FS input pins (default)  1 = Select operating frequency by SEL bits in SMBus control bytes  When Pro_Freq_EN is set or enabled,  0 = Frequency output ratio between CPU and other frequency groups and the PLL Gear Constant are based on the latched value of FS input pins (default).  1 = Frequency output ratio between CPU and other frequency groups and the PLL Gear Constant are based on the programmed value of SEL bits in SMBus control bytes.
CPU_FSEL_N, CPU_FSEL_M	When Prog_Freq_EN is set or enabled, the values programmed in CPU_FSEL_N[7:0] and CPU_FSEL_M[6:0] determine the CPU output frequency. The new frequency will start to load whenever there is an update to either CPU_FSEL_N[7:0] or CPU_FSEL_M[6:0]. Therefore, it is recommended to use Word or Block Write to update both registers within the same SMBus bus operation. The setting of FS_Override bit determines the frequency ratio for CPU, AGP, and PIC. When FS_Override is cleared or disabled, the frequency ratio follows the latched value of the FS input pins. When FS_Override is set or enabled, the frequency ratio follows the programmed value of SEL bits in SMBus control bytes.
ROCV_FREQ_SEL	ROCV_FREQ_SEL determines the source of the recover frequency when a Watchdog timer time-out occurs. The clock generator will automatically switch to the recovery CPU frequency based on the selection on ROCV_FREQ_SEL.  0 = From latched FS[4:0]  1 = From the settings of ROCV_FREQ_N[7:0] & ROCV_FREQ_M[6:0]
ROCV_FREQ_N[7:0], ROCV_FREQ_M[6:0]	When ROCV_FREQ_SEL is set, the values programmed in ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0] will be used to determine the recovery CPU output frequency when a Watchdog timer time-out occurs.  The setting of FS_Override bit determines the frequency ratio for CPU, AGP and PIC. When it is cleared, the same frequency ratio stated in the Latched FS[4:0] register will be used. When it is set, the frequency ratio stated in the SEL[4:0] register will be used. The new frequency will start to load whenever there is an update to either ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0]. Therefore it is recommended to use Word or Block Write to update both registers within the same SMBus bus operation.
WD_EN	0 = Stop and reload Watchdog timer. 1 = Enable Watchdog timer. It will start counting down after a frequency change occurs.
WD_TO_STATUS	Watchdog timer time-out status bit.  0 = No time-out occurs (Read); Ignore (Write).  1 = Time-out occurred (Read); Clear WD_TO_STATUS (Write).



#### Register Summary (continued)

Name	Description
WD_TIMER[4:0]	These bits store the time-out value of the Watchdog timer. The scale of the timer is determined by the pre-scaler.  The timer can support a value of 150 ms to 4.8 sec when the pre-scaler is set to 150 ms. If the pre-scaler is set to 2.5 sec, it can support a value from 2.5 sec to 80 sec.  When the Watchdog timer reaches "0," it will set the WD_TO_STATUS bit.
WD_PRE_SCALER	0 = 150 ms 1 = 2.5 sec
RST_EN_WD	This bit will enable the generation of a Reset pulse when a Watchdog timer time-out occurs.  0 = Disabled  1 = Enabled
RST_EN_FC	This bit will enable the generation of a Reset pulse after a frequency change occurs.  0 = Disabled  1 = Enabled

#### **Program the CPU Output Frequency**

When the programmable output frequency feature is enabled (Pro\_Freq\_EN bit is set), the CPU output frequency is determined by the following equation:

Fcpu = G \* (N+3)/(M+3)

"N" and "M" are the values programmed in the Programmable Frequency Select N-Value Register and the M-Value Register, respectively.

"G" stands for the PLL Gear Constant, which is determined by the programmed value of FS[4:0] or SEL[4:0]. The value is listed in *Table 4*.

The ratio of (N+3) and (M+3) needs to be greater than "1" [(N+3)/(M+3) > 1].

The following table lists a set of N and M values for different frequency output ranges. This example uses a fixed value for the M-Value Register and selects the CPU output frequency by changing the value of the N-Value Register.

Table 5. Examples of N and M Value for Different CPU Frequency Range

Frequency Ranges	Gear Constants	Fixed Value for M-Value Register	Range of N-Value Register for Different CPU Frequency
50 MHz-129 MHz	48.00741	93	97 – 255
130 MHz-248 MHz	48.00741	45	127 – 245



# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Supply Voltage ...... -0.5 to +7.0V Input Voltage .....-0.5V to  $V_{DD}+0.5$ 

Storage Temperature (Non-Condensing) –65°C to +	+150°C
Max. Soldering Temperature (10 sec)	+260°C
Junction Temperature	+150°C
Package Power Dissipation	1Ω
Static Discharge Voltage (per MIL-STD-883, Method 3015)>	-2000V

#### **Operating Conditions** Over which Electrical Parameters are Guaranteed

Parameter	Description	Min.	Max.	Unit
	3.3V Supply Voltages	3.135	3.465	V
T <sub>A</sub>	Operating Temperature, Ambient	0	70	°C
C <sub>in</sub>	Input Pin Capacitance		5	pF
C <sub>XTAL</sub>	XTAL Pin Capacitance		22.5	pF
C <sub>L</sub>	Max. Capacitive Load on 48 MHz, REF PCICLK, 3V66		20 30	pF
f <sub>(REF)</sub>	Reference Frequency, Oscillator Nominal Value	14.318	14.318	MHz

## **Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Condi	tions	Min.	Max.	Unit
$V_{IH}$	High-level Input Voltage	Except Crystal Pads. Threshold volta	age for crystal pads = V <sub>DD</sub> /2	2.0		V
$V_{IL}$	Low-level Input Voltage	Except Crystal Pads			0.8	V
V <sub>OH</sub>	High-level Output Voltage	48 MHz, REF, 3V66	I <sub>OH</sub> = -1 mA	2.4		V
		PCI	$I_{OH} = -1 \text{ mA}$	2.4		V
$V_{OL}$	Low-level Output Voltage	48 MHz, REF, 3V66	I <sub>OL</sub> = 1 mA		0.4	V
		PCI	I <sub>OL</sub> = 1 mA		0.55	V
I <sub>IH</sub>	Input High Current	$0 \le V_{IN} \le V_{DD}$	·	<del>-</del> 5	5	mΑ
I <sub>IL</sub>	Input Low Current	$0 \le V_{IN} \le V_{DD}$		<b>-</b> 5	5	mΑ
I <sub>OH</sub>	High-level Output Current	CPU For I <sub>OH</sub> = 6*IRef Configuration	Type X1, V <sub>OH</sub> = 0.65V	12.9		mA
			Type X1, $V_{OH} = 0.74V$		14.9	
		REF, 48 MHz	Type 3, V <sub>OH</sub> = 1.00V	-29		
			Type 3, $V_{OH} = 3.135V$		-23	
		3V66, PCI	Type 5, V <sub>OH</sub> = 1.00V	-33		
			Type 5, $V_{OH} = 3.135V$		-33	
I <sub>OL</sub>	Low-level Output Current	REF, 48MHz	Type 3, V <sub>OL</sub> = 1.95V	29		mA
			Type 3, $V_{OL} = 0.4V$		27	
		3V66, PCI,	Type 5, V <sub>OL</sub> =1.95 V	30		
			Type 5, $V_{OL} = 0.4V$		38	
l <sub>OZ</sub>	Output Leakage Current	3-state	<u> </u>		10	μΑ
I <sub>DD3</sub>	3.3V Power Supply Current	VDD_CORE/VDD33 = 3.465V, F <sub>CPU</sub> = 133 MHz			250	mA
I <sub>DDPD3</sub>	3.3V Shutdown Current	VDD_CORE/VDDQ3 = 3.465V			20	mA



# Switching Characteristics<sup>[2]</sup> Over the Operating Range


Parameter	Output	Description	Test Conditions	Min.	Max.	Unit
t <sub>1</sub>	All	All Output Duty Cycle <sup>[3]</sup> $t_{1A}/(t_{1B})$		45	55	%
t <sub>2</sub>	CPU	Rise Time	Measured at 20% to 80% of Voh	175	700	ps
t <sub>2</sub>	48MHz, REF	Rising Edge Rate	Between 0.4V and 2.4V	0.5	2.0	V/ns
t <sub>2</sub>	PCI, 3V66,	Rising Edge Rate	Between 0.4V and 2.4V	1.0	4.0	V/ns
t <sub>3</sub>	CPU	Fall Time	Measured at 80% to 20% of V <sub>oh</sub>	175	700	ps
t <sub>3</sub>	48MHz, REF	Falling Edge Rate	Between 2.4V and 0.4V	0.5	2.0	V/ns
t <sub>3</sub>	PCI, 3V66	Falling Edge Rate	Between 2.4V and 0.4V	1.0	4.0	V/ns
t <sub>4</sub>	CPU	CPU-CPU Skew	Measured at Crossover		150	ps
t <sub>5</sub>	3V66 [0:1]	3V66-3V66 Skew	Measured at 1.5V		500	ps
t <sub>6</sub>	PCI	PCI-PCI Skew	Measured at 1.5V		500	ps
t <sub>7</sub>	3V66,PCI	3V66-PCI Clock Skew	3V66 leads. Measured at 1.5V	1.5	3.5	ns
t <sub>8</sub>	CPU	Cycle-Cycle Clock Jitter Measured at Crossover t <sub>8 =</sub> t <sub>8A</sub> - With all outputs running			200	ps
t <sub>9</sub>	3V66	Cycle-Cycle Clock Jitter	Measured at 1.5V t <sub>9</sub> = t <sub>9A</sub> - t <sub>9B</sub>		250	ps
t <sub>9</sub>	48MHz	Cycle-Cycle Clock Jitter	Measured at 1.5V t <sub>9</sub> = t <sub>9A</sub> - t <sub>9B</sub>		350	ps
t <sub>9</sub>	PCI	Cycle-Cycle Clock Jitter	Measured at 1.5V $t_{9} = t_{9A} - t_{9B}$		500	ps
t <sub>9</sub>	REF	Cycle-Cycle Clock Jitter	Measured at 1.5V $t_{9} = t_{9A} - t_{9B}$		1000	ps
	CPU, PCI	Settle Time	CPU and PCI clock stabilization from power-up		3	ms
	CPU	Rise/Fall Matching	Measured with test loads <sup>[4, 5]</sup>		20%	
	CPU	Overshoot	Measured with test loads <sup>[5]</sup>		V <sub>oh</sub> + 0.2	٧
	CPU	Undershoot	Measured with test loads <sup>[5]</sup>	-0.2		٧
V <sub>oh</sub>	CPU	High-level Output Voltage Measured with test loads <sup>[5]</sup> 0.65		0.74	V	
V <sub>ol</sub>	CPU	Low-level Output Voltage	Measured with test loads <sup>[5]</sup>	0.0	0.05	V
V <sub>crossover</sub>	CPU	Crossover Voltage	Measured with test loads <sup>[5]</sup>	45% of 0.65	55% of 0.74	V

#### Notes:

- All parameters specified with loaded outputs.
   Duty cycle is measured at 1.5V when V<sub>DD</sub> = 3.3V. When V<sub>DD</sub> = 2.5V, duty cycle is measured at 1.25V.
   Determined as a fraction of 2\*(Trp Trn)/(Trp +Trn) where Trp is a rising edge and Trp is an intersecting falling edge.
   The test load is R<sub>s</sub> = 33.2 ohm, R<sub>p</sub> = 49.9 ohm in test circuit.

#### **Switching Waveforms**

#### **Duty Cycle Timing (Single-Ended Output)**




Document #: 38-07121 Rev. \*\*




# Switching Waveforms (continued)


#### **Duty Cycle Timing (CPU Differential Output)**




#### All Outputs Rise/Fall Time




#### **CPU-CPU Clock Skew**



#### 3V66-3V66 Clock Skew




#### **PCI-PCI Clock Skew**







# Switching Waveforms (continued)



## **CPU Clock Cycle-Cycle Jitter**



#### **Cycle-Cycle Clock Jitter**




# **Ordering Information**

Ordering Code	Package Type	Operating Range
CY28323PVC	48-pin Small Shrunk Outline Package (SSOP)	Commercial



#### **Package Diagram**

#### 48-Lead Shrunk Small Outline Package O48



Brookdale 845, Brookdale–G Pentium® 4, CK-Titan, and CK-408 Clock Synthesizer/Driver are trademarks and registered trademarks of Intel Corporation. All product or company names mentioned in this document are trademarks and registered trademarks of their respective holders.



Document Title: CY28328 FGT for Intel Pentium 4 CPU and Chipsets Document Number: 38-07121								
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change				
**	109362	11/05/01	IKA	New Data Sheet				