
FTG for VIA Pentium® 4 Chipsets

Features

- Spread Spectrum Frequency Timing Generator for VIA Pentium® 4 Chipsets
- · Programmable clock output frequency with less than 1 MHz increment
- Integrated fail-safe Watchdog Timer for system recovery
- Automatically switch to hardware-selected or softwareprogrammed clock frequency when Watchdog Timer time-out
- Capable of generate system RESET after a Watchdog Timer time-out occurs or a change in output frequency via SMBus interface

- Support SMBus Byte Read/Write and Block Read/Write operations to simplify system BIOS development
- **Vendor ID and Revision ID support**
- · Programmable-drive strength support
- Programmable-output skew support
- Three copies of 66-MHz output
- Power management control inputs
- Available in 48-pin SSOP

| CPU | AGP | PCI | REF | APIC | 48M | 24_48M |
|-----|-----|-----|-----|------|-----|--------|
| х 3 | х 3 | x 9 | x 1 | x 2 | x 1 | x 1 |





Pin Definitions

| Pin Name | Pin No. | Pin Type | Pin Description | |
|------------------------|---------------------------|-----------------------|--|--|
| X1 | 4 | I | Crystal Connection or External Reference Frequency Input: This pin has dual functions. It can be used as an external 14.318-MHz crystal connection or as an external reference frequency input. | |
| X2 | 5 | 0 | <i>Crystal Connection:</i> Connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected. | |
| REF/FS4 | 1 | I/O | Reference Clock Output/Frequency Select 4: 3.3V 14.318-MHz output. This pin also serves as a power-on strap option to determine device operating frequency as described in the Frequency Selection Table. | |
| CPUT_0:1 CPUC_0:1 | 40, 39, 35, 34 | 0 | CPU Clock Outputs: Frequency is set by the FS0:4 inputs or through serial input interface. | |
| CPUT_CS_F CPUC_CS_F | 42, 41 | 0 | CPU Clock Outputs for Chipset: Frequency is set by the FS0:4 inputs or through serial input interface. | |
| APIC0:1 | 46, 45 | 0 | APIC Clock Output: APIC clock outputs running at half of PCI output frequen | |
| AGP 0:2 | 23, 26, 27 | 0 | AGP Clock Output: 3.3V AGP clock. | |
| PCI_F/FS0 | 10 | I/O | Free-running PCI Output 1/Frequency Select 1: 3.3V free-running PCI output. This pin also serves as a power-on strap option to determine device operating frequency as described in the Frequency Selection Table. | |
| PCI1/FS1 | 11 | I/O | PCI Output 1 /Frequency Select 1: 3.3V PCI output. This pin also serves a power-on strap option to determine device operating frequency as described the Frequency Selection Table. | |
| PCI2/MULTSEL 1 | 12 | I/O | PCI Output 2/Current Multiplier Selection 1: 3.3V PCI output. This pin also serves as a power-on strap option to determine the current multiplier for the CPU clock outputs. The MULTSEL definitions are as follows: MULTISEL 0 = Ioh is 4 × IREF 1 = Ioh is 6 × IREF | |
| PCI3:8 | 14, 15, 17, 18, 19, 21 | 0 | PCI Clock Output 3 to 8: 3.3V PCI clock outputs. | |
| 48MHz/FS3 | 7 | I/O | 48-MHz Output/Frequency Select 3: 3.3V fixed 48-MHz, non-spread spectrum output. This pin also serves as a power-on strap option to determine device operating frequency as described in the Frequency Selection Table. | |
| 24_48MHz/FS2 | 8 | I/O | 24- or 48-MHz Output/Frequency Select 2: 3.3V fixed 24- or 48-MHz non-spread spectrum output. This pin also serves as a power-on strap option to determine device operating frequency as described in the Frequency Selection Table. | |
| CPU_STOP# | 32 | I | CPU Output Control: 3.3V LVTTL-compatible input that disables CPUT_CS, CPUC_CS, CPUT_0:1 and CPUC_0:1. | |
| PCI_ST0P# | 31 | 1 | PCI Output Control: 3.3V LVTTL-compatible input that disables PCI1:8. | |
| PD# | 22 | I | Power-down Control: 3.3V LVTTL-compatible input that places the device in power down mode when held LOW. | |
| SCLK | 28 | I | SMBus Clock Input: Clock pin for serial interface. | |
| SDATA | 29 | I/O | SMBus Data Input: Data pin for serial interface. | |
| RST# | 30 | O (open-d rain) | System Reset Output: Open-drain system reset output. | |
| IREF | 37 | I | Current Reference for CPU output: A precision resistor is attached to this pin, which is connected to the internal current reference. | |



Pin Definitions (continued)

| Pin Name | Pin No. | Pin Type | Pin Description |
|-------------|-------------------|-------------|--|
| VTT_PWRGD# | 33 | I | Power-good from Voltage Regulator Module (VRM): 3.3V LVTTL input. VTT_PWRGD# is a level sensitive strobe used to determine when FS0:4 and MULTSEL inputs are valid and OK to be sampled (Active LOW). Once VTT_PWRGD# is sampled LOW, the status of this input will be ignored. |
| VDD_CPU_CS, | 43, 48 | Р | 2.5V Power Connection: Power supply for CPU_CS outputs buffers and APIC |
| VDD_APIC | | | output buffers. Connect to 2.5V. |
| VDD_REF, | 2, 6, 16, 24, 38 | Р | 3.3V Power Connection: Power supply for CPU outputs buffers, 3V66 output |
| VDD_48MHz, | | | buffers, PCI output buffers, reference output buffers and 48-MHz output buffers. Connect to 3.3V. |
| VDD _PCI, | | | Connect to 5.5v. |
| VDD_AGP, | | | |
| VDD_CPU | | | |
| GND_REF | 3, 9, 13, 20, 25, | G | Ground Connection: Connect all ground pins to the common system ground |
| GND_48MHz, | 36, 44, 47 | | plane. |
| GND_PCI, | | | |
| GND_AGP, | | | |
| GND_CPU, | | | |
| GND_APIC | | | |

Swing Select Functions through Hardware

| MULTSEL1 | Board Target Trace/Term Z | Reference R, IREF = VDD/(3*Rr) | Output Current | V _{он} @ z, |
|----------|------------------------------|--------------------------------|--------------------------|----------------------|
| 0 | 50Ω | Rr = 221 1%, IREF = 5.00 mA | IOH = 4*Iref | 1.0V @ 50 |
| 0 | 60Ω | Rr = 221 1%, IREF = 5.00 mA | I _{OH} = 4*Iref | 1.2V @ 60 |
| 1 | 50Ω | Rr = 221 1%, IREF = 5.00 mA | I _{OH} = 6*Iref | 1.5V @ 50 |
| 1 | 60Ω | Rr = 221 1%, IREF = 5.00 mA | I _{OH} = 6*Iref | 1.8V @ 60 |
| 0 | 50Ω | Rr = 475 1%, IREF = 2.32 mA | I _{OH} = 4*Iref | 0.47V @ 50 |
| 0 | 60Ω | Rr = 475 1%, IREF = 2.32 mA | I _{OH} = 4*Iref | 0.56V @ 60 |
| 1 | 50Ω | Rr = 475 1%, IREF = 2.32 mA | IOH = 6*Iref | 0.7V @ 50 |
| 1 | 60Ω | Rr = 475 1%, IREF = 2.32 mA | I _{OH} = 6*Iref | 0.84V @ 60 |

Swing Select Functions

| MultSEL1 | MultSEL0 | Board Target Trace/Term Z | Reference R, IREF = VDD/(3*Rr) | Output Current | V _{он} @ z |
|----------|----------|------------------------------|--------------------------------|--------------------------|---------------------|
| 0 | 0 | 50Ω | Rr = 221 1%, IREF = 5.00 mA | I _{OH} = 4*Iref | 1.0V @ 50 |
| 0 | 0 | 60Ω | Rr = 221 1%, IREF = 5.00 | I _{OH} = 4*Iref | 1.2V @ 60 |
| 0 | 1 | 50Ω | Rr = 221 1%, IREF = 5.00 mA | I _{OH} = 5*Iref | 1.25V @ 50 |



Swing Select Functions (continued)

| MultSEL1 | MultSEL0 | Board Target Trace/Term Z | Reference R, IREF = VDD/(3*Rr) | Output Current | V _{OH} @ Z |
|----------|----------|------------------------------|--------------------------------|--------------------------|---------------------|
| 0 | 1 | 60Ω | Rr = 221 1%, IREF = 5.00 mA | I _{OH} = 5*Iref | 1.5V @ 60 |
| 1 | 0 | 50Ω | Rr = 221 1%, IREF = 5.00 mA | I _{OH} = 6*Iref | 1.5V @ 50 |
| 1 | 0 | 60Ω | Rr = 221 1%, IREF = 5.00 mA | I _{OH} = 6*Iref | 1.8V @ 60 |
| 1 | 1 | 50Ω | Rr = 221 1%, IREF = 5.00 mA | I _{OH} = 7*Iref | 1.75V @ 50 |
| 1 | 1 | 60Ω | Rr = 221 1%, IREF = 5.00 mA | I _{OH} = 7*Iref | 2.1V @ 60 |
| 0 | 0 | 50Ω | Rr = 475 1%, IREF = 2.32 mA | I _{OH} = 4*Iref | 0.47V @ 50 |
| 0 | 0 | 60Ω | Rr = 475 1%, IREF = 2.32 mA | I _{OH} = 4*Iref | 0.56V @ 60 |
| 0 | 1 | 50Ω | Rr = 475 1%, IREF = 2.32 mA | I _{OH} = 5*Iref | 0.58V @ 50 |
| 0 | 1 | 60Ω | Rr = 475 1%, IREF = 2.32 mA | I _{OH} = 5*Iref | 0.7V @ 60 |
| 1 | 0 | 50Ω | Rr = 475 1%, IREF = 2.32 mA | I _{OH} = 6*Iref | 0.7V @ 50 |
| 1 | 0 | 60Ω | Rr = 475 1%, IREF = 2.32 mA | I _{OH} = 6*Iref | 0.84V @ 60 |
| 1 | 1 | 50 Ohm | Rr = 475 1%, IREF = 2.32mA | I _{OH} = 7*Iref | 0.81V @ 50 |
| 1 | 1 | 60 Ohm | Rr = 475 1%, IREF = 2.32mA | I _{OH} = 7*Iref | 0.97V @ 60 |

Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two signal serial interface is provided. Through the Serial Data Interface, various device functions such as individual clock output buffers, etc. can be individually enabled or disabled.

The registers associated with the Serial Data Interface initializes to it's default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface can also be used during system operation for power management functions.

Data Protocol

The clock driver serial protocol accepts Byte Write, Byte Read, Block Write and Block Read operation from the controller. For Block Write/Read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For Byte Write and Byte Read operations, the system controller can access individual indexed bytes. The offset of the indexed byte is encoded in the command code, as described in *Table 1*.

The Block Write and Block Read protocol is outlined in *Table 2*, while *Table 3* outlines the corresponding Byte Write and Byte Read protocol.

The slave receiver address is 11010010 (D2h).

Table 1. Command Code Definition

| Bit | Descriptions |
|-----|--|
| 7 | 0 = Block Read or Block Write operation 1 = Byte Read or Byte Write operation |
| 6:0 | Byte offset for Byte Read or Byte Write operation. For Block Read or Block Write operations, these bits should be "0000000." |



Table 2. Block Read and Block Write Protocol

| | Block Write Protocol | | Block Read Protocol |
|-------|---|-------|---|
| Bit | Description | Bit | Description |
| 1 | Start | 1 | Start |
| 2:8 | Slave address – 7 bits | 2:8 | Slave address – 7 bits |
| 9 | Write | 9 | Write |
| 10 | Acknowledge from slave | 10 | Acknowledge from slave |
| 11:18 | Command Code – 8 bits "00000000" stands for block operation | 11:18 | Command Code – 8 bits "00000000" stands for block operation |
| 19 | Acknowledge from slave | 19 | Acknowledge from slave |
| 20:27 | Byte Count – 8 bits | 20 | Repeat start |
| 28 | Acknowledge from slave | 21:27 | Slave address – 7 bits |
| 29:36 | Data byte 0 – 8 bits | 28 | Read |
| 37 | Acknowledge from slave | 29 | Acknowledge from slave |
| 38:45 | Data byte 1 – 8 bits | 30:37 | Byte count from slave – 8 bits |
| 46 | Acknowledge from slave | 38 | Acknowledge |
| | Data byte N/Slave acknowledge | 39:46 | Data byte from slave – 8 bits |
| | Data Byte N – 8 bits | 47 | Acknowledge |
| | Acknowledge from slave | 48:55 | Data byte from slave – 8 bits |
| | Stop | 56 | Acknowledge |
| | | | Data bytes from slave/acknowledge |
| | | | Data byte N from slave – 8 bits |
| | | | Not acknowledge |
| | | | Stop |

Table 3. Byte Read and Byte Write Protocol

| | Byte Write Protocol | | Byte Read Protocol |
|-------|---|-------|---|
| Bit | Description | Bit | Description |
| 1 | Start | 1 | Start |
| 2:8 | Slave address – 7 bits | 2:8 | Slave address – 7 bits |
| 9 | Write | 9 | Write |
| 10 | Acknowledge from slave | 10 | Acknowledge from slave |
| 11:18 | Command Code – 8 bits "1xxxxxxx" stands for byte operation; bit[6:0] of the command code represents the offset of the byte to be accessed | 11:18 | Command Code – 8 bits "1xxxxxxx" stands for byte operation; bit[6:0] of the command code represents the offset of the byte to be accessed |
| 19 | Acknowledge from slave | 19 | Acknowledge from slave |
| 20:27 | Data byte – 8 bits | 20 | Repeat start |
| 28 | Acknowledge from slave | 21:27 | Slave address – 7 bits |
| 29 | Stop | 28 | Read |
| | | 29 | Acknowledge from slave |
| | | 30:37 | Data byte from slave – 8 bits |
| | | 38 | Not acknowledge |
| | | 39 | Stop |



Data Byte Configuration Map

Data Byte 0

| Bit | Pin# | Name | Description | Power-on Default |
|-------|------|-------------|---|---------------------|
| Bit 7 | _ | Reserved | Reserved | 0 |
| Bit 6 | _ | SEL2 | SW Frequency selection bits. Refer to Frequency Selection Table | 0 |
| Bit 5 | _ | SEL1 | SW Frequency selection bits. Refer to Frequency Selection Table | 0 |
| Bit 4 | _ | SEL0 | SW Frequency selection bits. Refer to Frequency Selection Table | 0 |
| Bit 3 | - | FS_Override | 0 = Select operating frequency by FS[4:0] input pins 1 = Select operating frequency by SEL[4:0] settings | 0 |
| Bit 2 | _ | SEL4 | SW Frequency selection bits. Refer to Frequency Selection Table | 0 |
| Bit 1 | _ | SEL3 | SW Frequency selection bits. Refer to Frequency Selection Table | 0 |
| Bit 0 | _ | Reserved | Reserved | 0 |

Data Byte 1

| Bit | Pin# | Name | Description | Power-on Default |
|-------|--------|-----------------------|---|---------------------|
| Bit 7 | _ | Reserved | Reserved | 0 |
| Bit 6 | _ | Spread Select2 | "000" = OFF | 0 |
| Bit 5 | _ | Spread Select1 | "001" = Reserved | 0 |
| Bit 4 | _ | Spread Select0 | "010" = Reserved | 0 |
| | | | '011" = Reserved | |
| | | | "100" = ± 0.25% | |
| | | | "101" = - 0.5% | |
| | | | "110"= ±0.5% | |
| | | | "111" = ±0.38% | |
| Bit 3 | 42, 41 | CPUT_CS, CPUC_CS | (Active/Inactive) | 1 |
| Bit 2 | 35, 34 | CPUT_1, CPUC_1 | (Active/Inactive) | 1 |
| Bit 1 | 40, 39 | CPUT_0, CPUC_0 | (Active/Inactive) | 1 |
| Bit 0 | _ | CPU_CS_F STOP Control | 1 = CPUT_CS_F and CPUC_CS_F are Free-running outputs | 1 |
| | | | 0 = CPUT_CS_F and CPUC_CS_F will be disabled when CPU_STOP# is active | |

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|------|-------------------|---------------------|
| Bit 7 | 21 | PCI8 | (Active/Inactive) | 1 |
| Bit 6 | 19 | PCI7 | (Active/Inactive) | 1 |
| Bit 5 | 18 | PCI6 | (Active/Inactive) | 1 |
| Bit 4 | 17 | PCI5 | (Active/Inactive) | 1 |
| Bit 3 | 15 | PCI4 | (Active/Inactive) | 1 |
| Bit 2 | 14 | PCI3 | (Active/Inactive) | 1 |
| Bit 1 | 12 | PCI2 | (Active/Inactive) | 1 |
| Bit 0 | 11 | PCI1 | (Active/Inactive) | 1 |



Data Byte 3

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|-----------|--------------------------|---------------------|
| Bit 7 | _ | Reserved | Reserved | 0 |
| Bit 6 | 8 | SEL_48MHZ | 0 = 24 MHz 1 = 48 MHz | 0 |
| Bit 5 | 7 | 48MHz | (Active/Inactive) | 1 |
| Bit 4 | 8 | 24_48MHz | (Active/Inactive) | 1 |
| Bit 3 | 10 | PCI_F | (Active/Inactive) | 1 |
| Bit 2 | 27 | AGP2 | (Active/Inactive) | 1 |
| Bit 1 | 26 | AGP1 | (Active/Inactive) | 1 |
| Bit 0 | 23 | AGP0 | (Active/Inactive) | 1 |

Data Byte 4

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|---------------|--|---------------------|
| Bit 7 | _ | PCI_Skew1 | PCI skew control | 0 |
| Bit 6 | _ | PCI_Skew0 | 00 = Normal 01 = -500 ps 10 = Reserved 11 = +500 ps | 0 |
| Bit 5 | _ | WD_TIMER4 | These bits store the time-out value of the Watchdog Timer. The scale | 1 |
| Bit 4 | _ | WD_TIMER3 | of the timer is determine by the prescaler. The timer can support a value of 150 ms to 4.8 sec when the prescaler is set to 150 ms. If | 1 |
| Bit 3 | _ | WD_TIMER2 | the prescaler is set to 2.5 sec, it can support a value from 2.5 sec to | 1 |
| Bit 2 | _ | WD_TIMER1 | 80 sec. When the Watchdog Timer reaches "0," it will set the | 1 |
| Bit 1 | _ | WD_TIMER0 | WD_TO_STATUS bit and generate Reset if RST_EN_WD is enabled. | 1 |
| Bit 0 | - | WD_PRE_SCALER | 0 = 150 ms 1 = 2.5 sec | 0 |

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|------------------|--|---------------------|
| Bit 7 | 7 | 48MHz_DRV | 48-MHz clock output drive strength 0 = Normal 1 = High Drive | 1 |
| Bit 6 | 8 | 24_48MHz_DRV | 24_48 MHz clock output drive strength 0 = Normal 1 = High Drive | 1 |
| Bit 5 | 45 | APCI1 | (Active/Inactive) | 1 |
| Bit 4 | 46 | APIC0 | (Active/Inactive) | 1 |
| Bit 3 | _ | SW_MULTSEL1 | IREF multiplier | 0 |
| Bit 2 | - | SW_MULTSEL0 | 00 = loh is 4 × IREF 01 = loh is 5 × IREF 10 = loh is 6 × IREF 11 = loh is 7 × IREF | 0 |
| Bit 1 | 1 | REF | (Active/Inactive) | 1 |
| Bit 0 | _ | MULTSEL_Override | This bit control the selection of IREF multipler. 0 = HW control; IREF multiplier is determined by MULTSEL1 input pin 1 = SW control; IREF multiplier is determined by SW_MULTSEL[0:1] | 0 |



Data Byte 6

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|----------|-----------------|---------------------|
| Bit 7 | _ | Reserved | Reserved | 1 |
| Bit 6 | _ | Reserved | Reserved | 1 |
| Bit 5 | _ | Reserved | Reserved | 1 |
| Bit 4 | _ | Reserved | Reserved | 1 |
| Bit 3 | _ | Reserved | Reserved | 1 |
| Bit 2 | _ | Reserved | Reserved | 1 |
| Bit 1 | _ | Reserved | Reserved | 1 |
| Bit 0 | _ | Reserved | Reserved | 1 |

Data Byte 7

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|----------|-----------------|---------------------|
| Bit 7 | _ | Reserved | Reserved | 1 |
| Bit 6 | _ | Reserved | Reserved | 1 |
| Bit 5 | _ | Reserved | Reserved | 1 |
| Bit 4 | _ | Reserved | Reserved | 1 |
| Bit 3 | - | Reserved | Reserved | 1 |
| Bit 2 | _ | Reserved | Reserved | 1 |
| Bit 1 | _ | Reserved | Reserved | 1 |
| Bit 0 | _ | Reserved | Reserved | 1 |

Data Byte 8

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|--------------|---|---------------------|
| Bit 7 | _ | Revision_ID3 | Revision ID bit[3] | 0 |
| Bit 6 | _ | Revision_ID2 | Revision ID bit[2] | 0 |
| Bit 5 | _ | Revision_ID1 | Revision ID bit[1] | 0 |
| Bit 4 | _ | Revision_ID0 | Revision ID bit[0] | 0 |
| Bit 3 | _ | Vendor_ID3 | Bit[3] of Cypress's Vendor ID. This bit is Read-only. | 1 |
| Bit 2 | _ | Vendor_ID2 | Bit[2] of Cypress's Vendor ID. This bit is Read-only. | 0 |
| Bit 1 | _ | Vendor _ID1 | Bit[1] of Cypress's Vendor ID. This bit is Read-only. | 0 |
| Bit 0 | _ | Vendor _ID0 | Bit[0] of Cypress's Vendor ID. This bit is Read-only. | 0 |

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|-----------|--|---------------------|
| Bit 7 | _ | Reserved | Reserved | 0 |
| Bit 6 | _ | PCI_DRV | PCI clock output drive strength 0 = Normal 1 = High Drive | 0 |
| Bit 5 | _ | AGP_DRV | AGP clock output drive strength 0 = Normal 1 = High Drive | 0 |
| Bit 4 | - | RST_EN_WD | This bit will enable the generation of a Reset pulse when a Watchdog timer time-out occurs. 0 = Disabled 1 = Enabled | 0 |



Data Byte 9 (continued)

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|------------------|---|---------------------|
| Bit 3 | _ | RST_EN_FC | This bit will enable the generation of a Reset pulse after a frequency change occurs. 0 = Disabled 1 = Enabled | 0 |
| Bit 2 | _ | WD_TO_STAT US | Watchdog Timer Time-out Status Bit 0 = No time-out occurs (Read); Ignore (Write) 1 = time-out occurred (Read); Clear WD_TO_STATUS (Write) | 0 |
| Bit 1 | - | WD_EN | 0 = Stop and re-load Watchdog timer 1 = Enable Watchdog timer. It will start counting down after a frequency change occurs. Note: CY28325-2 will generate system reset, re-load a recovery frequency, and lock itself into a recovery frequency mode after a Watchdog timer time-out occurs. Under recovery frequency mode, CY28325-2 will not respond to any attempt to change output frequency via the SMBus control bytes. System software can unlock W305B from its recovery frequency mode by clearing the WD_EN bit. | 0 |
| Bit 0 | _ | Reserved | Reserved | 0 |

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|----------------|---|---------------------|
| Bit 7 | _ | CPU_CS_F Skew2 | CPU_CS_F Skew Control | 0 |
| Bit 6 | _ | CPU_CS_F Skew1 | 000 = Normal | 0 |
| Bit 5 | - | CPU_CS_F Skew0 | 001 = -150 ps 010 = -300 ps 011 = -450 ps 100 = +150 ps 101 = +300 ps 110 = +450 ps 111 = +600 ps | 0 |
| Bit 4 | _ | CPU_Skew2 | CPUT_0:1 and CPUC_0:1 Skew Control | 0 |
| Bit 3 | _ | CPU_Skew1 | 000 = Normal 001 = -150 ps | 0 |
| Bit 2 | - | CPU_Skew0 | 001 = -130 ps 010 = -300 ps 011 = -450 ps 100 = +150 ps 101 = +300 ps 110 = +450 ps 111 = +600 ps | 0 |
| Bit 1 | _ | AGP_Skew1 | AGP Skew control | 0 |
| Bit 0 | - | AGP_Skew0 | 00 = Normal 01 = -150 ps 10 = +150 ps 11 = +300 ps | 0 |



Data Byte 11

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|--------------|---|---------------------|
| Bit 7 | _ | ROCV_FREQ_N7 | If ROCV_FREQ_SEL is set, the values programmed in | 0 |
| Bit 6 | _ | ROCV_FREQ_N6 | ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0] will be used to determine the recovery CPU output frequency when a Watchdog Timer | 0 |
| Bit 5 | _ | ROCV_FREQ_N5 | time-out occurs. The setting of FS_Override bit determines the | 0 |
| Bit 4 | _ | ROCV_FREQ_N4 | frequency ratio for CPU and other output clocks. When FS_Override bit | 0 |
| Bit 3 | _ | ROCV_FREQ_N3 | is cleared, the same frequency ratio stated in the Latched FS[4:0] register will be used. When it is set, the frequency ratio stated in the | 0 |
| Bit 2 | _ | ROCV_FREQ_N2 | SEL[4:0] register will be used. | 0 |
| Bit 1 | _ | ROCV_FREQ_N1 | | 0 |
| Bit 0 | _ | ROCV_FREQ_N0 | | 0 |

Data Byte 12

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|---------------|--|---------------------|
| Bit 7 | _ | ROCV_FREQ_SEL | ROCV_FREQ_SEL determines the source of the recover frequency when a Watchdog tImer time-out occurs. The clock generator will automatically switch to the recovery CPU frequency based on the selection on ROCV_FREQ_SEL. 0 = From latched FS[4:0] 1 = From the settings of ROCV_FREQ_N[7:0] & ROCV_FREQ_M[6:0] | 0 |
| Bit 6 | _ | ROCV_FREQ_M6 | If ROCV_FREQ_SEL is set, the values programmed in | 0 |
| Bit 5 | - | ROCV_FREQ_M5 | ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0] will be use to determine the recovery CPU output frequency.when a Watchdog Timer time-out | 0 |
| Bit 4 | _ | ROCV_FREQ_M4 | occurs. | 0 |
| Bit 3 | _ | ROCV_FREQ_M3 | The setting of FS_Override bit determines the frequency ratio for CPU and | 0 |
| Bit 2 | _ | ROCV_FREQ_M2 | other output clocks. When FS_Override bit is cleared, the same frequency ratio stated in the Latched FS[4:0] register will be used. When it is set, the | 0 |
| Bit 1 | - | ROCV_FREQ_M1 | frequency ratio stated in the SEL[4:0] register will be used. | 0 |
| Bit 0 | - | ROCV_FREQ_M0 | | 0 |

Data Byte 13

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|-------------|--|---------------------|
| Bit 7 | _ | CPU_FSEL_N7 | If Prog_Freq_EN is set, the values programmed in CPU_FSEL_N[7:0] and | 0 |
| Bit 6 | _ | CPU_FSEL_N6 | CPU_FSEL_M[6:0] will be used to determine the CPU output frequency. The new frequency will start to load whenever CPU_FSELM[6:0] is updated. | 0 |
| Bit 5 | _ | CPU_FSEL_N5 | The setting of FS_Override bit determines the frequency ratio for CPU and | 0 |
| Bit 4 | _ | CPU_FSEL_N4 | other output clocks. When it is cleared, the same frequency ratio stated in | 0 |
| Bit 3 | _ | CPU_FSEL_N3 | the Latched FS[4:0] register will be used. When it is set, the frequency ratio stated in the SEL[4:0] register will be used. | 0 |
| Bit 2 | _ | CPU_FSEL_N2 | | 0 |
| Bit 1 | _ | CPU_FSEL_N1 | | 0 |
| Bit 0 | - | CPU_FSEL_N0 | | 0 |

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|-------------|--|---------------------|
| Bit 7 | - | Pro_Freq_EN | Programmable output frequencies enabled 0 = Disabled 1 = Enabled | 0 |



Data Byte 14 (continued)

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|-------------|---|---------------------|
| Bit 6 | _ | CPU_FSEL_M6 | If Prog_Freq_EN is set, the values programmed in | 0 |
| Bit 5 | _ | CPU_FSEL_M5 | CPU_FSEL_N[7:0] and CPU_FSEL_M[6:0] will be used to determine the CPU output frequency. The new | 0 |
| Bit 4 | _ | CPU_FSEL_M4 | frequency will start to load whenever CPU_FSELM[6:0] is | 0 |
| Bit 3 | _ | CPU_FSEL_M3 | updated. The setting of FS_Override bit determines the frequency ratio for CPU and other output clocks. When it | 0 |
| Bit 2 | _ | CPU_FSEL_M2 | is cleared, the same frequency ratio stated in the Latched | 0 |
| Bit 1 | _ | CPU_FSEL_M1 | FS[4:0] register will be used. When it is set, the frequency | 0 |
| Bit 0 | _ | CPU_FSEL_M0 | ratio stated in the SEL[4:0] register will be used. | 0 |

Data Byte 15

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|-------------------|---|---------------------|
| Bit 7 | 1 | Latched FS4 input | Latched FS[4:0] inputs. These bits are Read-only. | X |
| Bit 6 | 7 | Latched FS3 input | | Х |
| Bit 5 | 8 | Latched FS2 input | | Х |
| Bit 4 | 11 | Latched FS1 input | | X |
| Bit 3 | 10 | Latched FS0 input | | Х |
| Bit 2 | _ | Reserved | Reserved | 0 |
| Bit 1 | _ | Vendor Test Mode | Reserved. Write with "1" | 1 |
| Bit 0 | _ | Vendor Test Mode | Reserved. Write with "1" | 1 |

Data Byte 16

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|----------|-----------------|------------------|
| Bit 7 | _ | Reserved | Reserved | 0 |
| Bit 6 | _ | Reserved | Reserved | 0 |
| Bit 5 | _ | Reserved | Reserved | 0 |
| Bit 4 | _ | Reserved | Reserved | 0 |
| Bit 3 | _ | Reserved | Reserved | 0 |
| Bit 2 | _ | Reserved | Reserved | 0 |
| Bit 1 | _ | Reserved | Reserved | 0 |
| Bit 0 | _ | Reserved | Reserved | 0 |

| Bit | Pin# | Name | Pin Description | Power-on Default |
|-------|------|----------|-----------------|---------------------|
| Bit 7 | _ | Reserved | Reserved | 0 |
| Bit 6 | _ | Reserved | Reserved | 0 |
| Bit 5 | _ | Reserved | Reserved | 0 |
| Bit 4 | _ | Reserved | Reserved | 0 |
| Bit 3 | _ | Reserved | Reserved | 0 |
| Bit 2 | _ | Reserved | Reserved | 0 |
| Bit 1 | _ | Reserved | Reserved | 0 |
| Bit 0 | _ | Reserved | Reserved | 0 |



Table 4. Frequency Selection Table

| | Inp | ut Conditi | ons | | | Output | Frequency | | |
|------|------|------------|------|------|-------|--------|-----------|------|-----------------------|
| FS4 | FS3 | FS2 | FS1 | FS0 | | | | | PLL Gear Constants |
| SEL4 | SEL3 | SEL2 | SEL1 | SEL0 | CPU | AGP | PCI | APIC | (G) |
| 0 | 0 | 0 | 0 | 0 | 102.0 | 68.0 | 34.0 | 17.0 | 48.00741 |
| 0 | 0 | 0 | 0 | 1 | 105.0 | 70.0 | 35.0 | 17.5 | 48.00741 |
| 0 | 0 | 0 | 1 | 0 | 108.0 | 72.0 | 36.0 | 18.0 | 48.00741 |
| 0 | 0 | 0 | 1 | 1 | 111.0 | 74.0 | 37.0 | 18.5 | 48.00741 |
| 0 | 0 | 1 | 0 | 0 | 114.0 | 76.0 | 38.0 | 19.0 | 48.00741 |
| 0 | 0 | 1 | 0 | 1 | 117.0 | 78.0 | 39.0 | 19.5 | 48.00741 |
| 0 | 0 | 1 | 1 | 0 | 120.0 | 80.0 | 40.0 | 20.0 | 48.00741 |
| 0 | 0 | 1 | 1 | 1 | 123.0 | 82.0 | 41.0 | 20.5 | 48.00741 |
| 0 | 1 | 0 | 0 | 0 | 126.0 | 63.0 | 31.5 | 18.0 | 48.00741 |
| 0 | 1 | 0 | 0 | 1 | 130.0 | 65.0 | 32.5 | 18.5 | 48.00741 |
| 0 | 1 | 0 | 1 | 0 | 136.0 | 68.0 | 34.0 | 17.0 | 48.00741 |
| 0 | 1 | 0 | 1 | 1 | 140.0 | 70.0 | 35.0 | 17.5 | 48.00741 |
| 0 | 1 | 1 | 0 | 0 | 144.0 | 72.0 | 36.0 | 18.0 | 48.00741 |
| 0 | 1 | 1 | 0 | 1 | 148.0 | 74.0 | 37.0 | 18.5 | 48.00741 |
| 0 | 1 | 1 | 1 | 0 | 152.0 | 76.0 | 38.0 | 19.0 | 48.00741 |
| 0 | 1 | 1 | 1 | 1 | 156.0 | 78.0 | 39.0 | 19.5 | 48.00741 |
| 1 | 0 | 0 | 0 | 0 | 160.0 | 80.0 | 40.0 | 20.0 | 48.00741 |
| 1 | 0 | 0 | 0 | 1 | 164.0 | 82.0 | 41.0 | 20.5 | 48.00741 |
| 1 | 0 | 0 | 1 | 0 | 166.6 | 66.6 | 33.3 | 16.7 | 48.00741 |
| 1 | 0 | 0 | 1 | 1 | 170.0 | 68.0 | 34.0 | 17.0 | 48.00741 |
| 1 | 0 | 1 | 0 | 0 | 175.0 | 70.0 | 35.0 | 17.5 | 48.00741 |
| 1 | 0 | 1 | 0 | 1 | 180.0 | 72.0 | 36.0 | 18.0 | 48.00741 |
| 1 | 0 | 1 | 1 | 0 | 185.0 | 74.0 | 37.0 | 18.5 | 48.00741 |
| 1 | 0 | 1 | 1 | 1 | 190.0 | 76.0 | 38.0 | 19.0 | 48.00741 |
| 1 | 1 | 0 | 0 | 0 | 66.8 | 66.8 | 33.4 | 16.7 | 48.00741 |
| 1 | 1 | 0 | 0 | 1 | 100.2 | 66.8 | 33.4 | 16.7 | 48.00741 |
| 1 | 1 | 0 | 1 | 0 | 133.6 | 66.8 | 33.4 | 16.7 | 48.00741 |
| 1 | 1 | 0 | 1 | 1 | 200.4 | 66.8 | 33.4 | 16.7 | 48.00741 |
| 1 | 1 | 1 | 0 | 0 | 66.6 | 66.6 | 33.3 | 16.5 | 48.00741 |
| 1 | 1 | 1 | 0 | 1 | 100.0 | 66.6 | 33.3 | 16.5 | 48.00741 |
| 1 | 1 | 1 | 1 | 0 | 200.0 | 66.6 | 33.3 | 16.5 | 48.00741 |
| 1 | 1 | 1 | 1 | 1 | 133.3 | 66.6 | 33.3 | 16.5 | 48.00741 |

Programmable Output Frequency, Watchdog Timer and Recovery Output Frequency Functional Description

The Programmable Output Frequency feature allows users to generate any CPU output frequency from the range of 50 MHz to 248 MHz. Cypress offers the most dynamic and the simplest programming interface for system developers to utilize this feature in their platforms.

The Watchdog Timer and Recovery Output Frequency features allow users to implement a recovery mechanism when the system hangs or getting unstable. System BIOS or other control software can enable the Watchdog timer before they attempt to make a frequency change. If the system hangs and a Watchdog timer time-out occurs, a system reset will be generated and a recovery frequency will be activated. All the related registers are summarized in the following table.



| Register Summary | |
|---------------------------------------|--|
| Name | Description |
| Pro_Freq_EN | Programmable output frequencies enabled 0 = Disabled (default). 1 = Enabled. When it is disabled, the operating output frequency will be determined by either the latched value of FS[4:0] inputs or the programmed value of SEL[4:0]. If FS_Override bit is clear, latched FS[4:0] inputs will be used. If FS_Override bit is set, programmed value of SEL[4:0] will be used. When it is enabled, the CPU output frequency will be determined by the programmed value of CPUFSEL_N, CPUFSEL_M and the PLL Gear Constant. The program value of FS_Override, SEL[4:0] or the latched value of FS[4:0] will determine the PLL Gear Constant and the frequency ratio between CPU and other frequency outputs. |
| FS_Override | When Pro_Freq_EN is cleared or disabled 0 = Select operating frequency by FS input pins (default). 1 = Select operating frequency by SEL bits in SMBus control bytes. When Pro_Freq_EN is set or enabled 0 = Frequency output ratio between CPU and other frequency groups and the PLL Gear Constant are based on the latched value of FS input pins (default). 1 = Frequency output ratio between CPU and other frequency groups and the PLL Gear Constant are based on the programmed value of SEL bits in SMBus control bytes. |
| CPU_FSEL_N, CPU_FSEL_M | When Prog_Freq_EN is set or enabled, the values programmed in CPU_FSEL_N[7:0] and CPU_FSEL_M[6:0] determines the CPU output frequency. The new frequency will start to load whenever there is an update to either CPU_FSEL_N[7:0] or CPU_FSEL_M[6:0]. Therefore, it is recommended to use Word or Block Write to update both registers within the same SMBus bus operation. The setting of FS_Override bit determines the frequency ratio for CPU, AGP and PIC. When FS_Override is cleared or disabled, the frequency ratio follows the latched value of the FS input pins. When FS_Override is set or enabled, the frequency ratio follows the programmed value of SEL bits in SMBus control bytes. |
| ROCV_FREQ_SEL | ROCV_FREQ_SEL determines the source of the recover frequency when a Watchdog timer time-out occurs. The clock generator will automatically switch to the recovery CPU frequency based on the selection on ROCV_FREQ_SEL. 0 = From latched FS[4:0] 1 = From the settings of ROCV_FREQ_N[7:0] & ROCV_FREQ_M[6:0]. |
| ROCV_FREQ_N[7:0], ROCV_FREQ_M[6:0] | When ROCV_FREQ_SEL is set, the values programmed in ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0] will be used to determine the recovery CPU output frequency when a Watchdog Timer time-out occurs. The setting of FS_Override bit determines the frequency ratio for CPU, AGP and PIC. When it is cleared, the same frequency ratio stated in the Latched FS[4:0] register will be used. When it is set, the frequency ratio stated in the SEL[4:0] register will be used. The new frequency will start to load whenever there is an update to either ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0]. Therefore, it is recommended to use Word or Block Write to update both registers within the same SMBus bus operation. |
| WD_EN | 0 = Stop and reload Watchdog Timer. 1 = Enable Watchdog Timer. It will start counting down after a frequency change occurs. |
| WD_TO_STATUS | Watchdog Timer Time-out Status bit 0 = No time-out occurs (Read); Ignore (Write) 1 = time-out occurred (Read); Clear WD_TO_STATUS (Write). |
| WD_TIMER[4:0] | These bits store the time-out value of the Watchdog Timer. The scale of the timer is determine by the prescaler. The timer can support a value of 150 ms to 4.8 sec when the pre-scaler is set to 150 ms. If the pre-scaler is set to 2.5 sec, it can support a value from 2.5 sec to 80 sec. When the Watchdog Timer reaches "0," it will set the WD_TO_STATUS bit. |
| WD_PRE_SCALER | 0 = 150 ms 1 = 2.5 sec |
| RST_EN_WD | This bit will enable the generation of a Reset pulse when a Watchdog timer time-out occurs. 0 = Disabled 1 = Enabled |
| RST_EN_FC | This bit will enable the generation of a Reset pulse after a frequency change occurs. 0 = Disabled 1 = Enabled |



Program the CPU output frequency

When the programmable output frequency feature is enabled (Pro_Freq_EN bit is set), the CPU output frequency is determined by the following equation:

Fcpu = G * (N+3)/(M+3).

"N" and "M" are the values programmed in Programmable Frequency Select N-Value Register and M-Value Register, respectively.

"G" stands for the PLL Gear Constant, which is determined by the programmed value of FS[4:0] or SEL[4:0]. The value is listed in *Table 4*.

The ratio of (N+3) and (M+3) need to be greater than "1" [(N+3)/(M+3) > 1].

The following table lists set of N and M values for different frequency output ranges. This example use a fixed value for the M-Value Register and select the CPU output frequency by changing the value of the N-Value Register.

Table 5. Examples of N and M Value for Different CPU Frequency Range

| Frequency Ranges | Gear Constants | Fixed Value for M-Value Register | Range of N-Value Register for Different CPU Frequency |
|------------------|----------------|-------------------------------------|---|
| 50 MHz-129 MHz | 48.00741 | 93 | 97 - 255 |
| 130 MHz-248 MHz | 48.00741 | 45 | 127 - 245 |



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Supply Voltage -0.5 to +7.0V

Input Voltage-0.5V to V_{DD}+0.5

| Storage Temperature (Non-Condensing) –65°C to +150°C |
|--|
| Max. Soldering Temperature (10 sec) +260°C |
| Junction Temperature +150°C |
| Package Power Dissipation1 Ω |
| Static Discharge Voltage (per MIL-STD-883, Method 3015)> 2000V |

Operating Conditions Over which Electrical Parameters are Guaranteed

| Parameter | Description | Min. | Max. | Unit |
|---|--|--------|----------|------|
| V _{DD_REF} , V _{DD_PCI} , V _{DD_AGP} , V _{DD_CPU} , VDD_48MHz | 3.3V Supply Voltages | 3.135 | 3.465 | V |
| V _{DD_CPPU_CS} | CPU_CS Supply Voltage | 2.375 | 3.625 | V |
| T _A | Operating Temperature, Ambient | 0 | 70 | °C |
| C _{in} | Input Pin Capacitance | | 5 | pF |
| C _{XTAL} | XTAL Pin Capacitance | | 22.5 | pF |
| C_L | Max. Capacitive Load on 24_48MHz, 48 MHz, REF PCI, AGP | | 20 30 | pF |
| f _(REF) | Reference Frequency, Oscillator Nominal Value | 14.318 | 14.318 | MHz |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Condition | ıs | Min. | Max. | Unit |
|---|---------------------------|---|---------------------------------------|------------|-------|------|
| V _{IH} | High-level Input Voltage | Except Crystal Pads. Threshold voltage | for crystal pads = V _{DD} /2 | 2.0 | | V |
| V_{IL} | Low-level Input Voltage | Except Crystal Pads | | | 0.8 | V |
| V _{OH} | High-level Output Voltage | 24_48MHz, 48 MHz, REF, AGP | I _{OH} = -1 mA | 2.4 | | V |
| | | PCI | I _{OH} = -1 mA | 2.4 | | V |
| V _{OL} | Low-level Output Voltage | 24_48MHz, 48 MHz, REF, AGP | I _{OL} = 1 mA | | 0.4 | V |
| | | PCI | I _{OL} = 1 mA | | 0.55 | V |
| I _{IH} | Input HIGH Current | $0 \le V_{IN} \le V_{DD}$ | <u> </u> | - 5 | 5 | mΑ |
| I _{IL} | Input LOW Current | $0 \le V_{IN} \le V_{DD}$ | | - 5 | 5 | mΑ |
| I _{OH} High-level Output Current | | CPUT0:1,CPUC0:1 | Type X1, V _{OH} = 0.65V | 12.9 | | mΑ |
| | | For I _{OH} =6*IRef Configuration | Type X1, $V_{OH} = 0.74V$ | | 14.9 | |
| | | REF, 24_48MHz, 48 MHz | Type 3, V _{OH} = 1.00V | -29 | | |
| | | | Type 3, $V_{OH} = 3.135V$ | | 9 –23 | |
| | | AGP, PCI | Type 5, V _{OH} = 1.00V | -33 | | |
| | | | Type 5, $V_{OH} = 3.135V$ | | -33 | |
| I _{OL} | Low-level Output Current | REF, 24_48MHz, 48 MHz | Type 3, V _{OL} = 1.95V | 29 | | mΑ |
| | | | Type 3, $V_{OL} = 0.4V$ | | 27 | |
| | | AGP, PCI | Type 5, V _{OL} =1.95 V | 30 | | |
| | | | Type 5, V _{OL} = 0.4V | | 38 | |
| I _{OZ} | Output Leakage Current | Three-state | • | | 10 | mΑ |
| I _{DD} | Power Supply Current | 3.3 V _{DD} = 3.465V, 2.5V V _{DD} – 2.625V | | | 360 | mA |
| I _{DDPD} | Shutdown Current | $3.3 \text{ V}_{DD} = 3.465 \text{V}, 2.5 \text{V V}_{DD} - 2.625 \text{V}$ | | | 20 | mΑ |



Switching Characteristics^[2] Over the Operating Range

| Parameter | Output | Description | Test Conditions | Min. | Max. | Unit |
|------------------------|--|---|---|-------|------|------|
| t ₁ | 24_48 MHz, 48 MHz, REF, AGP, PCI | Output Duty Cycle ^[3] | Measured at 1.5V | 45 | 55 | % |
| t ₁ | CPU_CS | Output Duty Cycle ^[3] | Measured at 1.5V | 45 | 55 | % |
| t ₂ | 24_48 MHz | Rising Edge Rate ^[6] | Between 0.4V and 2.4V | 0.5 | 2.0 | ps |
| t ₂ | PCI, AGP | Rising Edge Rate ^[6] | Between 0.4V and 2.4V | 0.5 | 2.0 | ps |
| t ₃ | 24_48 MHz, 48 MHz | Falling Edge Rate | Between 2.4V and 0.4V | 0.5 | 2.0 | ps |
| t ₃ | PCI,AGP | Falling Edge Rate ^[6.] | Between 2.4V and 0.4V | 1.0 | 4.0 | V/ns |
| t ₅ | AGP[0:2] | AGP-AGP Skew | Measured at 1.5V | | 300 | ps |
| t ₆ | PCI | PCI-PCI Skew | Measured at 1.5V | | 500 | ps |
| t ₉ | AGP | Cycle-Cycle Clock Jitter | Measured at 1.5V t _{9 =} t _{9A} - t _{9B} | | 250 | ps |
| t ₉ | 24_48 MHz, 48 MHz | Cycle-Cycle Clock Jitter | Measured at 1.5V $t_{9} = t_{9A} - t_{9B}$ | | 350 | ps |
| t ₉ | PCI | Cycle-Cycle Clock Jitter | Measured at 1.5V t _{9 =} t _{9A} - t _{9B} | | 500 | ps |
| t ₉ | REF | Cycle-Cycle Clock Jitter | Measured at 1.5V t _{9 =} t _{9A} - t _{9B} | | 1000 | ps |
| CPUT0:1, CI | PUC0:1 0.7V Swi | tching Characteristics | | | | • |
| t ₂ | CPU | Rise Time | Measured single ended waveform from 0.14V to 0.56V | 175 | 700 | ps |
| t ₃ | CPU | Fall Time | Measured single ended waveform from 0.14V to 0.56V | 175 | 700 | ps |
| t ₄ | CPU | CPU-CPU Skew | Measured at Crossover | | 150 | ps |
| t ₈ | CPU | Cycle-Cycle Clock Jitter | Measured at Crossover t _{8 =} t _{8A} - t _{8B} With all outputs running | | 150 | ps |
| | CPU | Rise/Fall Matching | Measured with test loads ^[4, 5] | | 20 | % |
| V _{oh} | CPU | High-level Output Voltage including overshoot | Measured with test loads ^[5] | | 0.85 | V |
| V _{ol} | CPU | Low-level Output Voltage including undershoot | Measured with test loads ^[5] | -0.15 | | V |
| V _{crossover} | CPU | Crossover Voltage | Measured with test loads ^[5] | 0.28 | 0.43 | V |


Notes:

- All parameters specified with loaded outputs.
 Duty cycle is measured at 1.5V when V_{DD} = 3.3V. When V_{DD} = 2.5V, duty cycle is measured at 1.25V.
 Determined as a fraction of 2*(Trp Trn)/(Trp +Trn) where Trp is a rising edge and Trp is an intersecting falling edge.
 The 0.7V test load is R_s = 33.2 ohm, R_p = 49.9 ohm in test circuit.
 Characterize with control register, data byte 9, bits 5 and 6 = 1.




Switching Waveforms


Duty Cycle Timing (Single-ended Output)




Duty Cycle Timing (CPU Differential Output)




All Outputs Rise/Fall Time




CPU-CPU Clock Skew



AGP-AGP Clock Skew




PCI-PCI Clock Skew






Switching Waveforms (continued)

CPU Clock Cycle-Cycle Jitter



Cycle-Cycle Clock Jitter




Ordering Information

| Ordering Code | Package Name | Package Type | Operating Range |
|---------------|--------------|--|-----------------|
| CY28325-2 | PVC | 48-pin Shrunk Small Outline Package (SSOP) | Commercial |

Package Diagram

48-lead Shrunk Small Outline Package O48



Pentium 4 is a registered trademark of Intel Corporation. VIA is a trademark of VIA Technologies, Inc. All product and company names mentioned in this document may be the trademarks of their respective holders.

Document #: 38-07119 Rev. ** Page 18 of 19



| Document Title: CY28325-2 FTG for Via Pentium 4® Chipsets Document Number: 38-07119 | | | | | | |
|---|---------|------------|-----------------|--|--|--|
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change | | |
| ** | 111733 | 03/06/02 | IKA | New Data Sheet Added notes to page 18 | | |