



CYPRESS

CY27020

Spread Spectrum Clock Generator IC

Features

- Supports Clock Requirements for Printers
- 48MHz Spread Spectrum Clock Output
- Reference Clock Output
- Two Spread Bandwidths: -1%, -3%
- Integrated Loop Filter
- 48MHz External Clock or Cera-Lock Filter Input
- 3.3V Operation (2.5V Functional)
- 8 Pin SOIC Package


Description

The CY27020SC clock generator provides a low EMI clock output for printers. It features Spread Spectrum technology, a modulation technique designed specifically for reducing EMI at the fundamental frequency and its harmonics.


Table 1. Frequency Table

XIN	SSON	SSSEL	REFOUT	CLKOUT
48.00 MHz	0	0	48.00 MHz	48.00 MHz @ -1%
48.00 MHz	0	1	48.00 MHz	48.00 MHz @ -3%
48.00 MHz	1	doesn't matter	48.00 MHz	48.00 MHz (No Spread)

Block Diagram



Pin Configuration



Pin Description

PIN	NAME	I/O	TYPE ^[1]	DESCRIPTION
1	CLKOUT	O		Fixed Frequency 48.00-MHz Spread Spectrum Clock Output. See <i>Table 1</i> for frequency selections
2	VDD	PWR		3.3V Power Supply
3	VSS	PWR		Common Ground
4	XIN	I		Oscillator Buffer Input. Connect to an external parallel resonant crystal (nominally 48.00 MHz) or externally generated 48-MHz reference clock.
5	XOUT	O		Oscillator Buffer Output. Connect to an external parallel resonant crystal. Do not connect when an externally generated reference clock is applied at XIN.
6	SSSEL	I	PU	Spread Spectrum Bandwidth (BW%) Selection Input. See <i>Table 1</i> for selections.
7	REFOUT	O	-	Buffered Output of XIN.
8	SSON	I	PD	Spread Spectrum Enable Input. When asserted LOW, Spread Spectrum is enabled.

Note:

1. PU = Internal Pull-up, PD = Internal Pull-down

Spread Spectrum Clock Generation (SSCG)

Spread Spectrum Clock Generator (SSCG) is a frequency modulation technique used to reduce Electro-Magnetic Interference radiation generated by repetitive digital signals, mainly clocks. A clock accumulates EM energy at its center frequency as well as its harmonics. Spread Spectrum distributes this energy over a small frequency bandwidth, and decreasing the peak value of radiated energy over the spectrum. This technique is achieved by modulating the clock around or below the center of its resting frequency by a certain percentage (which also determines the energy distribution bandwidth).

The SSCG function is enabled when SSON pin is asserted low. Resulting in a spread bandwidth that is down spread by either -1% or -3% selected by SSSEL (see *Table 1*).




Figure 1. Down Spread

Maximum Ratings

Maximum Input Voltage Relative to V_{SS} : $V_{SS} - 0.3V$
 Maximum Input Voltage Relative to V_{DD} : $V_{DD} + 0.3V$
 Storage Temperature: $-65^{\circ}C$ to $+150^{\circ}C$
 Operating Temperature: $0^{\circ}C$ to $+70^{\circ}C$
 Maximum ESD protection: 2 kV
 Maximum Power Supply: 5.5V
 Operating Voltage: 2.5–3.6V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, V_{in} and V_{out} should be constrained to the range:

$$V_{SS} < (V_{in} \text{ or } V_{out}) < V_{DD}$$

Unused inputs must always be tied to an appropriate logic voltage level (either V_{SS} or V_{DD}).

DC Parameters^[2,3] ($V_{DD} = 3.3V \pm 10\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$)

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
V_{IL}	Input Low Voltage	SSON, SSSEL			0.8	V
V_{IH}	Input High Voltage		2.2			V
V_{thXIN}	XIN Threshold Voltage		$0.3 \cdot V_{DD}$	$0.5 \cdot V_{DD}$	$0.7 \cdot V_{DD}$	V
I_{IL1}	Input Low Current	SSON# = V_{SS}	-5	0	5	μA
I_{IH1}	Input High Current	SSON# = V_{DD}	3	8	20	μA
I_{IL2}	Input Low Current	SSEL = V_{SS}	-36	-16.5	-7.4	μA
I_{IH2}	Input High Current	SSEL = V_{DD}	-5	0	5	μA
$I_{dd3.3V}$	Dynamic Supply Current	No Output Load		20	25	mA
V_{OL}	Output Low Voltage	$I_{OL} = 4.0 \text{ mA}$			0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4.0 \text{ mA}$	2.4			V
C_{in}	Input Capacitance	Pins 6 and 8		3	5	pF
C_x	XIN, XOUT Capacitance	Pins 4 and 5		3	5	pF
PU/PD	Pull-Up/Pull-Down Resistance	SSON, SSSEL	100	200	400	k Ω

Notes:

- Although internal pull-down, pull-up resistors have a typical value of 200K (range 100K to 400K).
- In applications if a crystal is used for the input reference clock, refer to crystal manufacturer's specifications for the required crystal load capacitor value.

AC Parameters

Parameter	Description	Conditions	Min	Typ	Max	Unit
IFR	Input Frequency Range		44	48	52	MHz
t_r	Rise Time ^[4,5]			1	2	ns
t_f	Fall Time ^[4,5]			1	2	ns
BW%	Bandwidth Spread in%	SSON# = 0, SSSEL = 0		-1		%
BW%	Bandwidth Spread in%	SSON# = 0, SSSEL = 1		-3		%
t_{PU}	Power up to Stable Output ^[6]	All output clocks			3	ms
t_{DC}	Clock Duty Cycle ^[4,6]	CL = 15 pF	45	50	55	%
t_{ccj}	REFOUT Cycle to Cycle jitter ^[4,6]	CL = 15 pF			350	ps
t_{ccj}	CLKOUT Cycle to Cycle jitter ^[4,6]			100	250	ps

Application Schematic^[7,8]




Figure 2.

Note:


- Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with fully loaded outputs. All outputs loaded with 15 pF.
- Measured between $0.1 \cdot V_{DD}$ and $0.9 \cdot V_{DD}$ Volts.
- Triggering is done at 1.5 Volts.
- The circuit shows -1.0% spread. Refer to *Table 1* for selections.
- Use crystal or Cera-Lock Filter manufacturer's recommended values for CL1 and CL2 load capacitors.

Ordering Information

Part Number	Package Type	Production Flow
CY27020SC	8-Pin SOIC	Commercial, 0°C to +70°C
CY27020SCT	8-Pin SOIC - Tape and Reel	Commercial, 0°C to +70°C

Package Drawing and Dimension

8-Lead (150-Mil) SOIC S8



Document Title: CY27020 Spread Spectrum Clock Generator IC
Document Number: 38-07273

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	110661	02/19/02	XHT	New data sheet