

Product Features

- 2 PLLs
- Standard 16.9344 MHz Crystal Frequency
- 3 Clock outputs
 - 27 MHz
 - 16.9344 MHz
 - 36.864, 16.9344 MHz selectable
- Very low jitter
- On chip load capacitors for XIN/XOUT
- Integrated loop filter
- Single power supply 3.3V
- 8 pin SOIC package

Product Description

The Cypress CG804 is designed to support the clocking requirements for DVD / MPEG systems. It generates three clock outputs from a crystal oscillator. The center frequency of these outputs is designed to be highly accurate in order to maintain reliable system stability.


Frequency Selection Table

Document#: 38-07032 Rev. **

SEL	CLK1	CLK2	CLK3
0	36.864MHz	27.0000MHz	16.9344MHz
1	16.9344MHz	27.0000MHz	16.9344MHz

PLL counter accuracy on all frequencies are 0ppm error.

Block Diagram



Pin Configuration

CLK1		8	Ь	SEL
VSS	□ 2	7		VDD
XIN	□ 3	6		CLK2
XOUT	□ 4	5		CLK3



Pin Description

Pin No.	Pin Name	1/0	Description	
1	CLK1	0	36.864 or 16.9344MHz selected by input pin SEL.	
2	VSS	Р	Circuit ground.	
3	XIN	-	Input from Crystal or external input.	
4	XOUT	0	Connect to crystal or open if external input is used.	
5	CLK3	0	16.9344MHz fixed output.	
6	CLK2	0	27.00MHz fixed output.	
7	VDD	Р	Positive power supply.	
8	SEL	ı	Input pin for frequency selection for CLK1 output. Pull-up to VDD	

Maximum Ratings

Maximum Input Voltage Relative to VSS: VSS - 0.3V

Maximum Input Voltage Relative to VDD: VDD + 0.3V

Storage Temperature: -65°C to + 150°C

Operating Temperature: -40°C to +85°C

Maximum Power Supply: 7V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range:

VSS<(Vin or Vout)<VDD

Unused inputs must always be tied to an appropriate logic voltage level (either VSS or VDD).

Document#: 38-07032 Rev. **



Electrical Characteristics

Symbol	Min	Тур	Max	Units	Conditions	
VOH	2.4	-	-	V	IOH=-4.0mA	
VOL	-	-	0.4	V	IOL=4.0mA	
VIH	2.0	-	-	V	Note-1	
VIL	-	-	0.8	V	Note-1	
IIH	-	-	5	μΑ	Note-1, VIH=Vdd-0.5V	
IIL	-50	-	-	μΑ	Note-1, VIL=0.5V	
CL	-	10.5	-	PF		
IDD	-	20	40	MA	Clockouts are loaded with a 15pf @VDD=3.3V	
	VOH VOL VIH VIL IIH IIL CL	VOH 2.4 VOL - VIH 2.0 VIL - IIH - IIL -50 CL -	VOH 2.4 - VOL VIH 2.0 - VIL IIH IIL -50 - CL - 10.5	VOH 2.4 - - VOL - - 0.4 VIH 2.0 - - VIL - - 0.8 IIH - - 5 IIL -50 - - CL - 10.5 -	VOH 2.4 - - V VOL - - 0.4 V VIH 2.0 - - V VIL - - 0.8 V IIH - - 5 μA IIL -50 - - μA CL - 10.5 - PF	

 $VDD = 3.3V \pm 10\%$, $TA = -40^{\circ}C$ to $+85^{\circ}C$

Note-1: Applicable to SEL pin.

AC Parameters

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Frequency error, all output clock	Ferror	-	-	0	Ppm	PLL counter accuracy. Input Crystal Frequency = 16.9344MHz
Rise time	Tr	-	3	5	NS	15pf Load, all outputs, Note 2
Fall time	Tf	-	2.5	4	NS	15pf Load, all outputs, Note 2
Duty Cycle –1	T _{dy-1}	45	50	55	%	15pf Load, CLK-1&CLK-2, Note 3
Duty Cycle –2	T _{dy-2}	40	50	60	%	15pf Load, CLK-3, Note 3
Clock Jitter, peak to peak period jitter	T _{j1}	-	400	500	PS	15pf Load, all outputs
Crystal Startup time	Txs	-	-	40	μS	From Stable 3.3V power supply.
Maximum PLL Lock Time ⁽¹⁾	TLOCK	-	-	10	MS	Stable power supply, valid clocks presented on all outputs

VDD = $3.3V \pm 10\%$, TA = -40° C to $+85^{\circ}$ C


Document#: 38-07032 Rev. **

Note 2: Measurements are done between 0.4V and 2.4V.

Note 3: Measurement done at 1.5V



PCB Layout Suggestion




NOTE:


Power supply bypass capacitor C2 (0.1 uf.) must be positioned as close as possible (< 0.2inches) to the VDD pin. Otherwise, its filtering function will not be effective, which would result in higher jitter in the device. Capacitors must be low leakage such as multilayer ceramic Z5U or X7R material.


Document#: 38-07032 Rev. **



Package Drawing and Dimensions







8-PIN SOIC OUTLINE DIMENSIONS

INCHES AND INSTERN							
		INCHES		MILLIMETERS			
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	
Α	.061	.064	.068	1.55	1.63	1.73	
A_1	.004	.006	.0098	0.127	0.15	0.25	
A_2	.055	.058	.061	1.40	1.47	1.55	
В	0.138	.016	.0192	0.35	0.41	0.49	
С	.0075	.008	.0098	0.19	0.20	0.25	
D	.189	.194	.196	4.80	4.93	4.98	
E	.150	.155	.157	3.81	3.94	3.99	
е		.050 BSC			1.27 BSC		
Н	.230	.236	.244	5.84	5.99	6.20	
L	.016	.025	.035	0.41	0.64	0.89	
а	0°	5°	8°	0°	5°	8°	

Ordering Information

Part Number	Package Type	Production Flow
CG804AZ	8 Pin SOIC	-40°C to +85°C


<u>Note</u>: The ordering part number is formed by a combination of device number, device revision, package style,

and screening as shown below.

Marking: Example: Cypress

CG804AZ

Date Code, Lot #



Notice

Cypress Semiconductor Corporation reserves the right to make changes to its products in order to improve design, performance or reliability. Cypress Semiconductor Corporation assumes no responsibility for the use of its products in life supporting and medical applications where the failure or malfunction of the product could cause failure of the life supporting and medical systems. Products are not authorized for use in such applications unless a written approval is requested by the manufacturer and an approval is given in writing by Cypress Semiconductor Corporation for the use of its products in the life supporting and medical applications.





CG804

Clock Generator for the DVD Player

	Document Title: CG804 Clock Generator for the DVD Player Document Number: 38-07032					
Rev.	Rev. ECN Issue Orig. of Description of Change No. Date Change					
**	106960	06/12/01	IKA	Convert from IMI to Cypress		

Document#: 38-07032 Rev. **