CONTROL

CT

NC

D, JG, P OR PW PACKAGE (TOP VIEW)

8 🛛 V_{DD}

RESET

NC


15

- Power-On Reset Generator
- Automatic Reset Generation After Voltage Drop
- Precision Voltage Sensor
- Temperature-Compensated Voltage Reference
- Programmable Delay Time By External Capacitor
- Supply Voltage Range . . . 2 V to 6 V
- Defined RESET Output from V_{DD} ≥1 V
- Power-Down Control Support for Static RAM With Battery Backup
- Maximum Supply Current of 16 μA
- Power Saving Totem-Pole Outputs

description

The TLC77xx family of micropower supply voltage supervisors are designed for reset control, primarily in microcomputer and microprocessor systems.

During power-on, \overline{RESET} is asserted when V_{DD} reaches 1 V. After minimum V_{DD} (\geq 2 V) is established, the circuit monitors SENSE voltage



9 10 11 12 13

established, the circuit monitors SENSE voltage and keeps the reset outputs active as long as SENSE voltage (V_{I(SENSE)}) remains below the threshold voltage. An internal timer delays return of the output to the inactive state to ensure proper system reset. The delay time, t_d, is determined by an external capacitor:

$$t_d = 2.1 \times 10^4 \times C_T$$

where

C_T is in farads t_d is in seconds

The TLC77xx has a fixed SENSE threshold voltage set by an internal voltage divider. When SENSE voltage drops below the threshold voltage, the outputs become active and stay in that state until SENSE voltage returns above threshold voltage and the delay time, t_d, has expired.

In addition to the power-on-reset and undervoltage-supervisor function, the TLC77xx adds power-down control support for static RAM. When CONTROL is tied to GND, RESET acts as active high. The voltage monitor contains additional logic for control of static memories with battery backup during power failure. By driving the chip select (\overline{CS}) of the memory circuit with the RESET output of the TLC77xx and with CONTROL driven by the memory bank select signal $(\overline{CSH1})$ of the microprocessor (see Figure 10), the memory circuit is automatically disabled during a power loss. (In this application TLC77xx power is supplied by the battery.)

The TLC77xxI is characterized for operation over a temperature range of –40°C to 85°C. The TLC77xxM is characterized for operation over a temperature range of –55°C to 125°C. The TLC77xxQ is characterized for operation over a temperature range of –40°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS087G - DECEMBER 1994 - REVISED JUNE 1997

AVAILABLE OPTIONS

			P	ACKAGED DEVI	CES		
TA	THRESHOLD VOLTAGE	SMALL OUTLINE (D)†	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	THIN SHRINK SMALL OUTLINE (PW)‡	CHIP FORM (Y)
	1.1 V	TLC7701ID	_	_	TLC7701P	TLC7701IPW	
-40°C to 85°C	2.63 V	TLC7703ID	_	_	TLC7703P	TLC7703IPW	
-40 C to 65 C	2.93 V	TLC7733ID	_	_	TLC7733IP	TLC7733IPW	
	4.55 V	TLC7705ID	_	_	TLC7705IP	TLC7705IPW	TLC7701Y
	1.1 V	TLC7701QD	_		TLC7701QP	TLC7701QPW	TLC7703Y
-40°C to 125°C	2.63 V	TLC7703QD	_		TLC7703QP	TLC7703QPW	TLC7733Y
-40 C to 125 C	2.93 V	TLC7733QD	_	_	TLC7733QP	TLC7733QPW	TLC7705Y
	4.55 V	TLC7705QD	_	_	TLC7705QP	TLC7705QPW	
-55°C to 125°C	2.93 V	_	TLC7733MFK	TLC7733MJG	_	_]
	4.55 V	_	TLC7705MFK	TLC7705MJG	_	_	


The D package is available taped and reeled. Add the suffix R to the device type when ordering (e.g., TLC7705QDR).

FUNCTION TABLE

CONTROL	RESIN	V _I (SENSE) >V _{IT+}	RESET	RESET
L	L	False	Н	L
L	L	True	Н	L
L	Н	False	Н	L
L	Н	True	L§	н§
Н	L	False	Н	L
Н	L	True	Н	L
Н	Н	False	Н	L
Н	Н	True	Н	н‡

§ RESET and $\overline{\text{RESET}}$ states shown are valid for t > t_d.


logic symbol¶



 $[\]P$ This symbol is in accordance with ANSI/IEEE Std 91–1984 and IEC Publication 617-12.

[‡] The PW package is only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TLC7705QPWLE).

functional block diagram




†Outputs are totem-pole configuration. External pullup or pulldown resistors are not required.

‡ Nominal values:

	R1 (Typ)	R2 (Typ)
TLC7701	0	∞
TLC7703	698 kΩ	502 kΩ
TLC7733	750 kΩ	450 kΩ
TLC7705	910 kΩ	290 kΩ


timing diagram



SLVS087G - DECEMBER 1994 - REVISED JUNE 1997

TLC77xxY chip information

This chip, when properly assembled, displays characteristics similar to those of the TLC77xx. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	
Input voltage range, CONTROL, RESIN, SENSE (see Note 1)	
Maximum low output current, I _{OL}	10 mA
Maximum high output current, IOH	–10 mA
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DD}$)	±10 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DD})	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : TL77xxI	40°C to 85°C
TL77xxQ	–40°C to 125°C
TL77xxM	–55°C to 125°C
Storage temperature range, T _{sto}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	377 mW	145 mW
FK	1375 mW	11.0 mW/°C	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	546 mW	210 mW
Р	1000 mW	8.0 mW/°C	520 mW	200 mW
PW	525 mW	4.2 mW/°C	273 mW	105 mW

recommended operating conditions at specified temperature range

			MIN	MAX	UNIT
Supply voltage, V _{DD}			2	6	V
Input voltage, V _I			0	V_{DD}	V
High-level input voltage at RESIN and CONTR	ROL [‡] , V _{IH}	0).7×V _{DD}		V
Low-level input voltage at RESIN and CONTR	OL [‡] , V _{IL}			0.2×V _{DD}	V
High-level output current, IOH	V>27V			-2	mA
Low-level output current, IOL	V _{DD} ≥ 2.7 V			2	mA
Input transition rise and fall rate at RESIN and	CONTROL, $\Delta t/\Delta V$			100	ns/V
Operating free-air temperature range, Τ _Δ	TLC77xxl		-40	85	°C
Operating nee-all temperature range, 1A	TLC77xxQ		-40	125	
Operating free-air temperature range, TA	TLC77xxM		-55	125	°C

 $[\]ddagger$ To ensure a low supply current, V_{IL} should be kept < 0.3 V and V_{IH} > V_{DD} -0.3 V.



SLVS087G - DECEMBER 1994 - REVISED JUNE 1997

electrical characteristics over recommended operating conditions (see Note 2) (unless otherwise noted)

	2424				TLC77	xxI, TLC	77xxQ		
	PARAMETE	:R		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
				V _{DD} = 2 V	1.8				
	High lovel output voltage	$I_{OH} = -20 \mu A$		V _{DD} = 2.7 V	2.5			V	
VOH High-level output voltage		High-level output voltage		V _{DD} = 4.5 V	4.3			V	
		$I_{OH} = -2 \text{ m/s}$	١	V _{DD} = 4.5 V	3.7				
				V _{DD} = 2 V			0.2		
\/a:	Low-level output voltage	I _{OL} = 20 μA		V _{DD} = 2.7 V			0.2	V	
V _{OL} Low	Low-level output voltage			V _{DD} = 4.5 V			0.2	V	
		$I_{OL} = 2 \text{ mA}$	_	V _{DD} = 4.5 V			0.5		
			TLC7701		1.04	1.1	1.16		
VIT-	Negative-going input thresh SENSE (see Note 3)	Negative-going input threshold volta	old voltage,	TLC7703	V== - 2 V to 6 V	2.56	2.63	2.70	v
			TLC7733	$V_{DD} = 2 V \text{ to } 6 V$	2.86	2.93	3	·	
			TLC7705		4.47	4.55	4.63		
			TLC7701			30		mV	
V _{hys}	Hysteresis voltage, SENSE		TLC7703, TLC7733, TLC7705	V _{DD} = 2 V to 6 V		70			
V _{res}	Power-up reset voltage‡		•	I _{OL} = 20 μA		-	1	V	
		RESIN		V _I = 0 V to V _{DD}			2		
l.		CONTROL		$V_I = V_{DD}$		7	15	^	
11	Input current	SENSE		V _I = 5 V		5	10	μΑ	
		SENSE, TLC	7701 only	V _I = 5 V			2		
I _{DD}	Supply current			$\label{eq:RESIN} \begin{split} \overline{\text{RESIN}} &= \text{V}_{\text{DD}}, \\ \text{SENSE} &= \text{V}_{\text{DD}} \geq \text{V}_{\text{IT}} \text{max} + 0.2 \text{ V} \\ \text{CONTROL} &= 0 \text{ V}, \text{Outputs open} \end{split}$		9	16	μА	
I _{DD(d)}	o(d) Supply current during t _d				120	150	μΑ		
Cl	Input capacitance, SENSE			$V_I = 0 V \text{ to } V_{DD}$		50		pF	

[†] Typical values apply at $T_A = 25$ °C.

[‡]The lowest supply voltage at which RESET becomes active. The symbol V_{res} is not currently listed within EIA or JEDEC standards for semiconductor symbology. Rise time of V_{DD} \geq 15 μ s/V. NOTES: 2. All characteristics are measured with C_T = 0.1 μ F.

^{3.} To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, $0.1\,\mu F$) should be placed near the supply terminals.

electrical characteristics over recommended operating conditions (see Note 2) (unless otherwise noted)

	242445				ONDITIONS	Т	LC77xxN	1	
	PARAME	IER		lesi c	ONDITIONS	MIN	TYP [†]	MAX	UNIT
				V== 2.V	T _A = 25°C	1.8			
				$V_{DD} = 2 V$,	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	1.7			
				., 0.7.	T _A = 25°C	2.5			
	High-level output	$I_{OH} = -20 \mu$	A	$V_{DD} = 2.7 V$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	2.3			٧
VOH	voltage			\/ 4 E \/	T _A = 25°C	4.3			
				V _{DD} = 4.5 V	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	4.2			
		J		V 45V	T _A = 25°C	3.7			
		$I_{OH} = -2 \text{ m/s}$	1	V _{DD} = 4.5 V	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	3.6			
				V 0 V	T _A = 25°C			0.2	
				$V_{DD} = 2 V$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.2	
				., 07.	T _A = 25°C			0.2	
. ,	Low-level output	ow-level output $I_{OL} = 20 \mu A$	$V_{DD} = 2.7 \text{ V}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.2		
VOL	voltage			V 45V	T _A = 25°C			0.2	V
				V _{DD} = 4.5 V	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.2	
		I _{OL} = 2 mA		V== - 4 5 V	T _A = 25°C			0.5	
				$V_{DD} = 4.5 V$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.5	
,,	Negative-going input thr	reshold	TLC7733	V 0V4-0V		2.86	2.93	3	
VIT-	voltage, SENSE (see N		TLC7705	$V_{DD} = 2 V \text{ to } 6 V$		4.3	4.5	4.8	V
V _{hys}	Hysteresis voltage, SEN	ISE		V _{DD} = 2 V to 6 V	$V_{DD} = 2 V \text{ to } 6 V$		70		mV
V _{res}	Power-up reset voltage-	‡		I _{OL} = 20 μA				1	V
		RESIN		$V_I = 0 V \text{ to } V_{DD}$				2	
l.		CONTROL		$V_I = V_{DD}$			7	15	
11	Input current	SENSE		V _I = 5 V			5	10	μΑ
		SENSE, TLC	7701 only	V _I = 5 V				2	
I _{DD}	Supply current			$\overline{\text{RESIN}} = V_{DD},$ $\text{SENSE} = V_{DD} \ge V$ $\text{CONTROL} = 0 \text{ V},$			9	16	μΑ
IDD(s)	Supply current during t _d	TLC7733		$\frac{V_{CT} = 0}{RESIN} = V_{DD},$ $CONTROL = 0 V,$	V _{DD} = 3.3 V		120	150	μА
IDD(d)	Supply current during to	1	TLC7705	SENSE = V _{DD} , Outputs open	V _{DD} = 5 V			250	μΛ
Cl	Input capacitance, SEN	SE		$V_I = 0 V \text{ to } V_{DD}$			50		pF

[†] Typical values apply at $T_A = 25$ °C.



[‡] The lowest supply voltage at which $\overline{\text{RESET}}$ becomes active. The symbol V_{res} is not currently listed within EIA or JEDEC standards for semiconductor symbology. Rise time of $V_{\text{DD}} \ge 15~\mu\text{s/V}$.

NOTES: 2. All characteristics are measured with $C_T = 0.1 \mu F$.

^{3.} To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, $0.1\,\mu\text{F}$) should be placed near the supply terminals.

SLVS087G - DECEMBER 1994 - REVISED JUNE 1997

electrical characteristics over recommended operating conditions, T_A = 25°C, C_T = 0.1 μF (unless otherwise noted)

	PARAMETER	•		TEST CO	NDITIONS	TL	.C77xx\	′	UNIT
	PARAMETER	1		1231 CO	NUTTIONS	MIN	TYP	MAX	UNII
			TLC7701			1.04	1.1	1.16	
Negative-going input threshold		ld voltage,	TLC7703	V _{DD} = 2 V to 6 V		2.56	2.63	2.7	٧
VIT-	SENSE (see Note 4)		TLC7733	VDD = 2 V 10 0 V		2.86	2.93	3	V
			TLC7705			4.47	4.55	4.63	
			TLC7701				30		
V _{hys}	V _{hys} Hysteresis voltage, SENSE		TLC7703, TLC7733, TLC7705	V _{DD} = 2 V to 6 V			70		mV
		CONTROL		$V_I = V_{DD}$			7		
١.	Input current	RESIN		$V_I = 0 V \text{ to } V_{DD}$				2	
11	input current	SENSE		V. 5.V			5		μΑ
		SENSE, TLO	C7701 only	V _I = 5 V			1	2	
I _{DD}	I _{DD} Supply current		RESIN = V _{DD} , CONTROL = 0 V, Outputs open	SENSE = V_{DD} > V_{IT+} max + 0.2 V,		9	16	μА	
I _{DD(d)}			$\frac{V_{DD} = 5 \text{ V,}}{\text{RESIN} = V_{DD},}$ $\text{CONTROL} = 0 \text{ V,}$	$V_{CT} = 0$, SENSE = V_{DD} , Outputs open		120		μΑ	
Cl	Input capacitance, SENSE			$V_I = 0 V \text{ to } V_{DD}$			50		pF

NOTE 4: To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near the supply terminals.



switching characteristics at V_{DD} = 5 V, R_L = 2 k Ω , C_L = 50 pF, T_A = 25°C

DADAMETED		MEASUR	ED		TLC77	x, TLC7	77xxY	
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t d	Delay time	VI(SENSE) ≥ VIT+	RESET and RESET	$\overline{\text{RESIN}} = 0.7 \times \text{V}_{DD},$ $\text{CONTROL} = 0.2 \times \text{V}_{DD},$ $\text{C}_{T} = 100 \text{ nF},$ $\text{See timing diagram}$	1.1	2.1	4.2	ms
^t PLH	Propagation delay time, low-to-high-level output		RESET				20	
tPHL	Propagation delay time, high-to-low-level output	SENSE	KESET	$V_{IH} = V_{IT+}$ max + 0.2 V, $\underline{V_{IL}} = V_{IT-}$ min – 0.2 V, RESIN = 0.7 × V_{DD} ,			5	μs
^t PLH	Propagation delay time, low-to-high-level output	SLNSL	RESET	CONTROL = $0.2 \times V_{DD}$, CT = NC†			5	μ5
^t PHL	Propagation delay time, high-to-low-level output		KESET				20	
^t PLH	Propagation delay time, low-to-high-level output		RESET VIII. 0.7.4Va-				20	μs
^t PHL	Propagation delay time, high-to-low-level output	RESIN	RESET	$V_{IH} = 0.7 \times V_{DD}$, $V_{IL} = 0.2 \times V_{DD}$, $SENSE = V_{IT+}max + 0.2 V$,			40	ns
^t PLH	Propagation delay time, low-to-high-level output	RESIN	RESET	CONTROL = $0.2 \times V_{DD}$,			45	115
^t PHL	Propagation delay time, high-to-low-level output		KESET				20	μs
^t PLH	Propagation delay time, low-to-high-level output	CONTROL	RESET	$V_{IH} = 0.7 \times V_{DD}$, $V_{IL} = 0.2 \times V_{DD}$, $SENSE = V_{IT+}max + 0.2 V$,			38	ns
^t PHL	Propagation delay time, high-to-low-level output	CONTROL	L RESET	RESIN = 0.7 × V _{DD} , CT = NC [†]			38	ns
	Low-level minimum pulse	SENSE		$V_{IH} = V_{IT+} max + 0.2 V,$ $V_{IL} = V_{IT-} min - 0.2 V,$	3			110
	duration	RESIN		$V_{IL} = 0.2 \times V_{DD},$ $V_{IH} = 0.7 \times V_{DD}$	1			μs
t _r	Rise time		RESET	10% to 90%		8		ns/V
t _f	Fall time]	and RESET	90% to 10%		4		HS/V

[†] NC = No capacitor, and includes up to 100-pF probe and jig capacitance.

SLVS087G - DECEMBER 1994 - REVISED JUNE 1997


switching characteristics at V_{DD} = 5 V, R_L = 2 k Ω , C_L = 50 pF

		MEASURI	ED			TL	.C77xxN	/				
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT			
^t d	Delay time	VI(SENSE) ≥ VIT+	RESET and RESET	$\overline{\text{RESIN}} = 0.7 \times \text{V}_{DD},$ $\text{CONTROL} = 0.2 \times \text{V}_{DD},$ $\text{C}_{T} = 100 \text{ nF},$ $\text{See timing diagram}$	25°C	1.1	2.1	4.2	ms			
		25°C	20									
tou	Propagation delay time, low-to-high-level	SENSE	RESET	$V_{IH} = V_{IT+}$ max + 0.2 V, $\underline{V_{IL}} = V_{IT-}$ min – 0.2 V, $\overline{RESIN} = 0.7 \times V_{DD}$,	Full range			24	μs			
^t PLH	output	02.102		CONTROL = $0.2 \times V_{DD}$,	25°C			5				
	•		RESET	CT = NC [†]	Full range			7	μs			
					25°C			5				
tPHL 1	Propagation delay time, high-to-low-level	SENSE	RESET	$V_{IH} = V_{IT+}$ max + 0.2 V, $\underline{V_{IL}} = V_{IT-}$ min – 0.2 V, RESIN = 0.7 × V_{DD} ,	Full range			7	μs			
	output	SENSE		CONTROL = $0.2 \times V_{DD}$,	25°C			20				
			·			RESET	CT = NC [†]	Full range			24	μs
					25°C			20				
tPLH	Propagation delay time, low-to-high-level output	RESIN	RESET	$V_{IH} = 0.7 \times V_{DD}$, $V_{IL} = 0.2 \times V_{DD}$, $SENSE = V_{IT+max} + 0.2 V$,	Full range			24	μs			
				CONTROL = $0.2 \times V_{DD}$,	25°C			45				
				RESET	CT = NC [†]	Full range			65	ns		
					25°C			40				
	Propagation delay		RESET	$\begin{aligned} & \forall_{IH} = 0.7 \times \forall_{DD}, \\ & \forall_{IL} = 0.2 \times \forall_{DD}, \\ & \text{SENSE} = \forall_{IT+} \text{max} + 0.2 \ \forall, \\ & \text{CONTROL} = 0.2 \times \forall_{DD}, \\ & \text{CT} = \text{NC}^{\dagger} \end{aligned}$	Full range			60	ns			
^t PHL	time, high-to-low-level output	RESIN			25°C		-	20				
	output		RESET		Full range			24	μs			
	Propagation delay				25°C		-	38				
^t PLH	time, low-to-high-level output			$V_{IH} = 0.7 \times V_{DD},$ $V_{IL} = 0.2 \times V_{DD},$	Full range		-	58	ns			
	· ·	CONTROL	RESET	SENSE = V_{IT+} max + 0.2 V,	25°C			38				
^t PHL	Propagation delay time, high-to-low-level output			RESIN = 0.7 × V _{DD} , CT = NC [†]	Full range			58	ns			
	Low-level minimum	SENSE		V _{IH} = V _{IT+} max + 0.2 V, V _{IL} = V _{IT} min – 0.2 V,	J.	3						
	pulse duration				RESIN		$V_{IL} = 0.2 \times V_{DD},$ $V_{IH} = 0.7 \times V_{DD}$		1			μs
t _r	Rise time		RESET	10% to 90%			8					
t _f	Fall time		and RESET	90% to 10%			4		ns/V			

[†] NC = No capacitor, and includes up to 100-pF probe and jig capacitance.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. For switching characteristics, R_L = 2 k Ω . B. C_L = 50 pF includes jig and probe capacitance.

Figure 1. RESET AND RESET Output Configurations





Figure 2. Input Pulse Definition Waveforms

TYPICAL CHARACTERISTICS







Figure 3



LOW-LEVEL OUTPUT VOLTAGE





LOW-LEVEL OUTPUT CURRENT V_{DD} = 4.5 V RESIN = 4.5 V 5 SENSE = 5 V VoL - Low-Level Output Voltage - V CONTROL = 0 V CT = Open = 100 pF 125°C 3 85°C 25°C -40°C –55°C 5 0 10 20 30 -5 15 25 IOL - Low-Level Output Current - mA

Figure 5

Figure 6

TYPICAL CHARACTERISTICS





APPLICATION INFORMATION




Figure 9. Reset Controller in a Microcomputer System





Figure 10. Data Retention During Power Down Using Static CMOS RAMs

MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: C. All linear dimensions are in inches (millimeters).

D. This drawing is subject to change without notice.

E. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


F. Falls within JEDEC MS-012

MECHANICAL DATA

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



MECHANICAL DATA

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T8

MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Falls within JEDEC MS-001

MECHANICAL DATA

PW (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated