

GAL20V8

High Performance E²CMOS PLD Generic Array Logic[™]

FEATURES

- HIGH PERFORMANCE E2CMOS® TECHNOLOGY
 - 5 ns Maximum Propagation Delay
 - Fmax = 166 MHz
 - 4 ns Maximum from Clock Input to Data Output
 - UltraMOS® Advanced CMOS Technology
- 50% to 75% REDUCTION IN POWER FROM BIPOLAR
 - 75mA Typ Icc on Low Power Device
 - 45mA Typ Icc on Quarter Power Device
- ACTIVE PULL-UPS ON ALL PINS
- E² CELL TECHNOLOGY
 - Reconfigurable Logic
 - Reprogrammable Cells
 - 100% Tested/Guaranteed 100% Yields
 - High Speed Electrical Erasure (<100ms)
 - 20 Year Data Retention
- EIGHT OUTPUT LOGIC MACROCELLS
 - Maximum Flexibility for Complex Logic Designs
 - Programmable Output Polarity
 - Also Emulates 24-pin PAL® Devices with Full Function/Fuse Map/Parametric Compatibility
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
 - 100% Functional Testability
- APPLICATIONS INCLUDE:
 - DMA Control
 - State Machine Control
 - High Speed Graphics Processing
 - Standard Logic Speed Upgrade
- ELECTRONIC SIGNATURE FOR IDENTIFICATION


DESCRIPTION

The GAL20V8C, at 5ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E^2) floating gate technology to provide the highest speed performance available in the PLD market. High speed erase times (<100ms) allow the devices to be reprogrammed quickly and efficiently.


The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many architecture configurations possible with the GAL20V8 are the PAL architectures listed in the table of the macrocell description section. GAL20V8 devices are capable of emulating any of these PAL architectures with full function/fuse map/parametric compatibility.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor guarantees 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are guaranteed.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Copyright © 1996 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

1

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 681-0118; 1-888-ISP-PLDS; FAX (503) 681-3037; http://www.latticesemi.com

1996 Data Book

GAL20V8 ORDERING INFORMATION


Commercial Grade Specifications

| Tpd (ns) | Tsu (ns) | Tco (ns) | Icc (mA) | Ordering # | Package |
|----------|----------|----------|----------|---------------|--------------------|
| 5 | 3 | 4 | 115 | GAL20V8C-5LJ | 28-Lead PLCC |
| 7.5 | 7 | 5 | 115 | GAL20V8C-7LJ | 28-Lead PLCC |
| | | | 115 | GAL20V8B-7LP | 24-Pin Plastic DIP |
| | | | 115 | GAL20V8B-7LJ | 28-Lead PLCC |
| 10 | 10 | 7 | 115 | GAL20V8C-10LJ | 28-Lead PLCC |
| | | | 115 | GAL20V8B-10LP | 24-Pin Plastic DIP |
| | | | 115 | GAL20V8B-10LJ | 28-Lead PLCC |
| 15 | 12 | 10 | 55 | GAL20V8B-15QP | 24-Pin Plastic DIP |
| | | | 55 | GAL20V8B-15QJ | 28-Lead PLCC |
| | | | 90 | GAL20V8B-15LP | 24-Pin Plastic DIP |
| | | | 90 | GAL20V8B-15LJ | 28-Lead PLCC |
| 25 | 15 | 12 | 55 | GAL20V8B-25QP | 24-Pin Plastic DIP |
| | | | 55 | GAL20V8B-25QJ | 28-Lead PLCC |
| | | | 90 | GAL20V8B-25LP | 24-Pin Plastic DIP |
| | | | 90 | GAL20V8B-25LJ | 28-Lead PLCC |

Industrial Grade Specifications

| Tpd (ns) | Tsu (ns) | Tco (ns) | Icc (mA) | Ordering # | Package |
|----------|----------|----------|----------|----------------|--------------------|
| 10 | 10 | 7 | 130 | GAL20V8C-10LJI | 28-Lead PLCC |
| | | | 130 | GAL20V8B-10LPI | 24-Pin Plastic DIP |
| | | | 130 | GAL20V8B-10LJI | 28-Lead PLCC |
| 15 | 12 | 10 | 130 | GAL20V8B-15LPI | 24-Pin Plastic DIP |
| | | | 130 | GAL20V8B-15LJI | 28-Lead PLCC |
| 20 | 13 | 11 | 65 | GAL20V8B-20QPI | 24-Pin Plastic DIP |
| | | | 65 | GAL20V8B-20QJI | 28-Lead PLCC |
| 25 | 15 | 12 | 65 | GAL20V8B-25QPI | 24-Pin Plastic DIP |
| | | | 65 | GAL20V8B-25QJI | 28-Lead PLCC |
| | | | 130 | GAL20V8B-25LPI | 24-Pin Plastic DIP |
| | | | 130 | GAL20V8B-25LJI | 28-Lead PLCC |

PART NUMBER DESCRIPTION





OUTPUT LOGIC MACROCELL (OLMC)

The following discussion pertains to configuring the output logic macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is completely transparent to the user.

There are three global OLMC configuration modes possible: simple, complex, and registered. Details of each of these modes is illustrated in the following pages. Two global bits, SYN and ACO, control the mode configuration for all macrocells. The XOR bit of each macrocell controls the polarity of the output in any of the three modes, while the AC1 bit of each of the macrocells controls the input/output configuration. These two global and 16 individual architecture bits define all possible configurations in a GAL20V8. The information given on these architecture bits is only to give a better understanding of the device. Compiler software will transparently set these architecture bits from the pin definitions, so the user should not need to directly manipulate these architecture bits.

The following is a list of the PAL architectures that the GAL20V8 can emulate. It also shows the OLMC mode under which the devices emulate the PAL architecture.

| GAL20V8 Global OLMC Mode |
|-----------------------------|
| Registered |
| Complex |
| Complex |
| Complex |
| Simple |
| |

COMPILER SUPPORT FOR OLMC

Software compilers support the three different global OLMC modes as different device types. These device types are listed in the table below. Most compilers have the ability to automatically select the device type, generally based on the register usage and output enable (OE) usage. Register usage on the device forces the software to choose the registered mode. All combinatorial outputs with OE controlledby the product term will force the software to choose the complex mode. The software will choose the simple mode only when all outputs are dedicated combinatorial without OE control. The different device types listed in the table can be used to override the automatic device selection by the software. For further details, refer to the compiler software manuals.

When using compiler software to configure the device, the user must pay special attention to the following restrictions in each mode.

In **registered mode** pin 1 and pin 13 (DIP pinout) are permanently configured as clock and output enable, respectively. These pins cannot be configured as dedicated inputs in the registered mode.

In **complex mode** pin 1 and pin 13 become dedicated inputs and use the feedback paths of pin 22 and pin 15 respectively. Because of this feedback path usage, pin 22 and pin 15 do not have the feedback option in this mode.

In **simple mode** all feedback paths of the output pins are routed via the adjacent pins. In doing so, the two inner most pins (pins 18 and 19) will not have the feedback option as these pins are always configured as dedicated combinatorial output.

| | Registered | Complex | Simple | Auto Mode Select |
|------------|---------------------|---------------------|----------------------|------------------|
| ABEL | P20V8R | P20V8C | P20V8AS | P20V8 |
| CUPL | G20V8MS | G20V8MA | G20V8AS | G20V8 |
| LOG/iC | GAL20V8_R | GAL20V8_C7 | GAL20V8_C8 | GAL20V8 |
| OrCAD-PLD | "Registered"1 | "Complex"1 | "Simple"1 | GAL20V8A |
| PLDesigner | P20V8R ² | P20V8C ² | P20V8C ² | P20V8A |
| TANGO-PLD | G20V8R | G20V8C | G20V8AS ³ | G20V8 |

- 1) Used with Configuration keyword.
- 2) Prior to Version 2.0 support.
- 3) Supported on Version 1.20 or later.



REGISTERED MODE

In the Registered mode, macrocells are configured as dedicated registered outputs or as I/O functions.


Architecture configurations available in this mode are similar to the common 20R8 and 20RP4 devices with various permutations of polarity, I/O and register placement.

All registeredmacrocells share common clock and output enable control pins. Any macrocell can be configured as registered or I/O. Up to eight registers or up to eight I/Os are possible in this

mode. Dedicated input or output functions can be implemented as subsets of the I/O function.


Registered outputs have eight product terms per output. I/Os have seven product terms per output.

The JEDEC fuse numbers, including the User Electronic Signature (UES) fuses and the Product Term Disable (PTD) fuses, are shown on the logic diagram on the following page.



Registered Configuration for Registered Mode

- SYN=0.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=0 defines this output configuration.
- Pin 1 controls common CLK for the registered outputs.
- Pin 13 controls common \overline{OE} for the registered outputs.
- Pin 1 & Pin 13 are permanently configured as CLK & OE.



Combinatorial Configuration for Registered Mode


- SYN=0.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1 defines this output configuration.
- Pin 1 & Pin 13 are permanently configured as CLK & OE.

Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.



REGISTERED MODE LOGIC DIAGRAM

DIP (PLCC) Package Pinouts





COMPLEX MODE

In the Complex mode, macrocells are configured as output only or I/O functions.


Architecture configurations available in this mode are similar to the common 20L8 and 20P8 devices with programmable polarity in each macrocell.

Up to six I/Os are possible in this mode. Dedicated inputs or outputs can be implemented as subsets of the I/O function. The two outer most macrocells (pins 15 & 22) do not have input ca-

pability. Designs requiring eight I/Os can be implemented in the Registered mode.


All macrocells have seven product terms per output. One product term is used for programmable output enable control. Pins 1 and 13 are always available as data inputs into the AND array.

The JEDEC fuse numbers including the UES fuses and PTD fuses are shown on the logic diagram on the following page.



Combinatorial I/O Configuration for Complex Mode

- SYN=1.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1.
- Pin 16 through Pin 21 are configured to this function.



Combinatorial Output Configuration for Complex Mode

- SYN=1.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1.
- Pin 15 and Pin 22 are configured to this function.


Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.

6 1996 Data Book



COMPLEX MODE LOGIC DIAGRAM

DIP (PLCC) Package Pinouts





SIMPLE MODE


In the Simple mode, pins are configured as dedicated inputs or as dedicated, always active, combinatorial outputs.

Architecture configurations available in this mode are similar to the common 14L8 and 16P6 devices with many permutations of generic output polarity or input choices.

All outputs in the simple mode have a maximum of eight product terms that can control the logic. In addition, each output has programmable polarity.


Pins 1 and 13 are always available as data inputs into the AND array. The "center" two macrocells(pins 18 & 19) cannot be used in the input configuration.

The JEDEC fuse numbers including the UES fuses and PTD fuses are shown on the logic diagram on the following page.




Combinatorial Output with Feedback Configuration for Simple Mode

- SYN=1.
- AC0=0.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=0 defines this configuration.
- All OLMC **except** pins 18 & 19 can be configured to this function.



Combinatorial Output Configuration for Simple Mode

- SYN=1.
- AC0=0.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=0 defines this configuration.
- Pins 18 & 19 are permanently configured to this function.



Dedicated Input Configuration for Simple Mode

- SYN=1.
- AC0=0.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1 defines this configuration.
- All OLMC **except** pins 18 & 19 can be configured to this function.


Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.

8 1996 Data Book



SIMPLE MODE LOGIC DIAGRAM

DIP (PLCC) Package Pinouts





ABSOLUTE MAXIMUM RATINGS(1)

| Supply voltage V _{cc} –0.5 to +7V |
|--|
| Input voltage applied –2.5 to V _{CC} +1.0V |
| Off-state output voltage applied -2.5 to V_{cc} +1.0V |
| Storage Temperature65 to 150°C |
| Ambient Temperature with |
| Power Applied–55 to 125°C |
| 1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while |
| programming, follow the programming specifications). |

RECOMMENDED OPERATING COND.

| _ | | | _ | |
|------|------|------|------|-------|
| 1.0 | 1mar | CIDI | 1101 | ices: |
| CUII | | uai | DEV | ILES. |

Ambient Temperature (T_A) 0 to 75°C Supply voltage (V_{cc}) with Respect to Ground +4.75 to +5.25V

Industrial Devices:

Ambient Temperature (T_A)-40 to 85°C Supply voltage (V_{cc}) with Respect to Ground +4.50 to +5.50V

DC ELECTRICAL CHARACTERISTICS

Over Recommended Operating Conditions (Unless Otherwise Specified)

| SYMBOL | PARAMETER | CONDITION | MIN. | TYP.3 | MAX. | UNITS |
|------------------|-----------------------------------|--|-----------|-------|-------|-------|
| VIL | Input Low Voltage | | Vss - 0.5 | _ | 0.8 | V |
| V IH | Input High Voltage | | 2.0 | _ | Vcc+1 | V |
| IIL1 | Input or I/O Low Leakage Current | $0V \leq V_{IN} \leq V_{IL} (MAX.)$ | | | -100 | μА |
| Iн | Input or I/O High Leakage Current | 3.5 V ≤ V IN ≤ V CC | _ | _ | 10 | μА |
| V OL | Output Low Voltage | Iol = MAX. Vin = VIL or VIH | | _ | 0.5 | V |
| V OH | Output High Voltage | IOH = MAX. Vin = VIL or VIH | 2.4 | _ | _ | V |
| I OL | Low Level Output Current | | _ | _ | 16 | mA |
| І ОН | High Level Output Current | | _ | _ | -3.2 | mA |
| los ² | Output Short Circuit Current | V cc = 5V V out = 0.5V T _A = 25°C | -30 | _ | -150 | mA |

COMMERCIAL

| Icc | Operating Power | V _{IL} = 0.5V V _{IH} = 3.0V | L -5/-7/-10 | _ | 75 | 115 | mA |
|-----|-----------------|---|-------------|---|----|-----|----|
| | Supply Current | f _{toggle} = 15MHz Outputs Open | | | | | |

INDUSTRIAL

| I cc | Operating Power | V IL = 0.5V V IH = 3.0V | L-10 | 75 | 130 | mA | |
|-------------|-----------------|--|------|----|-----|----|--|
| | Supply Current | f _{toggle} = 15MHz Outputs Open | | | | | |

¹⁾ The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.

10

²⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

³⁾ Typical values are at Vcc = 5V and TA = 25 °C



AC SWITCHING CHARACTERISTICS

Over Recommended Operating Conditions

| | | | | co | M | CC | M | CON | I/IND | |
|---------------------------|---------------------|---|---|-------|------|------|------|------|-------|-------|
| DADAMETED | TEST | DESCRIPTION | | - | -5 | | -7 | | -10 | |
| PARAMETER | COND ¹ . | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | UNITS |
| t pd | Α | Input or I/O to | 8 outputs switching | 1 | 5 | 3 | 7.5 | 3 | 10 | ns |
| | | Comb. Output | 1 output switching | _ | _ | _ | 7 | _ | _ | ns |
| tco | Α | Clock to Output De | lay | 1 | 4 | 2 | 5 | 2 | 7 | ns |
| tcf ² | _ | Clock to Feedback | Delay | _ | 3 | _ | 3 | _ | 6 | ns |
| t su | _ | Setup Time, Input of | or Feedback before Clock1 | 3 | _ | 7 | _ | 10 | _ | ns |
| t h | _ | Hold Time, Input or Feedback after Clock↑ | | 0 | _ | 0 | _ | 0 | _ | ns |
| | А | Maximum Clock Fre External Feedback | • | 142.8 | _ | 83.3 | _ | 58.8 | _ | MHz |
| f max ³ | А | Maximum Clock Fro Internal Feedback, | Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf) | | _ | 100 | _ | 62.5 | _ | MHz |
| | А | Maximum Clock Fro | equency with | 166 | _ | 100 | _ | 62.5 | _ | MHz |
| t wh | _ | Clock Pulse Duration | on, High | 3 | _ | 5 | _ | 8 | _ | ns |
| t wl | _ | Clock Pulse Duration | on, Low | 3 | _ | 5 | _ | 8 | _ | ns |
| t en | В | Input or I/O to Output Enabled | | 1 | 6 | 3 | 9 | 3 | 10 | ns |
| | В | OE to Output Enab | led | 1 | 6 | 2 | 6 | 2 | 10 | ns |
| t dis | С | Input or I/O to Output Disabled | | 1 | 5 | 2 | 9 | 2 | 10 | ns |
| | С | OE to Output Disab | oled | 1 | 5 | 1.5 | 6 | 1.5 | 10 | ns |

¹⁾ Refer to **Switching Test Conditions** section.

CAPACITANCE ($T_A = 25^{\circ}C$, f = 1.0 MHz)

| SYMBOL | PARAMETER | MAXIMUM* | UNITS | TEST CONDITIONS |
|------------------|-------------------|----------|-------|---------------------------------|
| C _i | Input Capacitance | 8 | pF | $V_{CC} = 5.0V, V_{I} = 2.0V$ |
| C _{I/O} | I/O Capacitance | 8 | pF | $V_{CC} = 5.0V, V_{I/O} = 2.0V$ |

^{*}Guaranteed but not 100% tested.

²⁾ Calculated from fmax with internal feedback. Refer to fmax Descriptions section.

³⁾ Refer to **fmax Descriptions** section. Characterized initially and after any design or process changes that may affect these parameters.



ABSOLUTE MAXIMUM RATINGS(1)

| Supply voltage V _{cc} | –0.5 to +7V |
|--|--|
| Input voltage applied | |
| Off-state output voltage applied | –2.5 to V _{cc} +1.0V |
| Storage Temperature | –65 to 150°C |
| Ambient Temperature with | |
| Power Applied | 55 to 125°C |
| 1.Stresses above those listed under the Ratings" may cause permanent damagers are stress only ratings and functional at these or at any other conditions above operational sections of this specification programming, follow the programming. | ge to the device. These operation of the device re those indicated in the on is not implied (while |

RECOMMENDED OPERATING COND.

Commercial Devices:

Ambient Temperature (T_A) 0 to 75°C Supply voltage (V_{cc}) with Respect to Ground +4.75 to +5.25V

Industrial Devices:

Ambient Temperature (T_A)-40 to 85°C Supply voltage (V_{cc}) with Respect to Ground +4.50 to +5.50V

DC ELECTRICAL CHARACTERISTICS

Over Recommended Operating Conditions (Unless Otherwise Specified)

| SYMBOL | PARAMETER | CONDITION | MIN. | TYP.3 | MAX. | UNITS |
|------------------|-----------------------------------|--|-----------|-------|-------|-------|
| V IL | Input Low Voltage | | Vss - 0.5 | _ | 0.8 | V |
| V IH | Input High Voltage | | 2.0 | _ | Vcc+1 | V |
| IIL1 | Input or I/O Low Leakage Current | $0V \le V_{IN} \le V_{IL} (MAX.)$ | _ | _ | -100 | μА |
| I IH | Input or I/O High Leakage Current | 3.5 V ≤ V IN ≤ V CC | _ | _ | 10 | μΑ |
| V OL | Output Low Voltage | Iol = MAX. Vin = VIL or VIH | _ | _ | 0.5 | V |
| V OH | Output High Voltage | IOH = MAX. Vin = VIL or VIH | 2.4 | _ | _ | V |
| I OL | Low Level Output Current | | _ | _ | 24 | mA |
| І он | High Level Output Current | | _ | _ | -3.2 | mA |
| los ² | Output Short Circuit Current | V cc = 5V V out = 0.5V T _A = 25°C | -30 | _ | -150 | mA |

COMMERCIAL

| Icc | Operating Power | V IL = 0.5V V IH = 3.0V | L -7/-10 | _ | 75 | 115 | mA |
|-----|-----------------|--|------------------|---|----|-----|----|
| | Supply Current | f _{toggle} = 15MHz Outputs Open | L -15/-25 | | 75 | 90 | mA |
| | | | Q -15/-25 | | 45 | 55 | mA |

INDUSTRIAL

| Icc | Operating Power | V IL = 0.5V V IH = 3.0V | L -10/-15/-25 | _ | 75 | 130 | mA |
|-----|-----------------|--|----------------------|---|----|-----|----|
| | Supply Current | f _{toggle} = 15MHz Outputs Open | Q -20/-25 | _ | 45 | 65 | mA |

¹⁾ The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.

²⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

³⁾ Typical values are at Vcc = 5V and TA = 25 °C



AC SWITCHING CHARACTERISTICS

Over Recommended Operating Conditions

| | | | | CC | OM | СОМ | / IND | СОМ | / IND | IN | ID | СОМ | / IND | |
|---------------------------|---------------------|-----------------------------------|-----------------------|------|-------|------|-------|------|-------|------|------|------|--------|-------|
| | TEST DESCRIPTION | | | - | 7 -10 | | -15 | | -20 | | -25 | | LINUTO | |
| PARAM. | COND ¹ . | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | UNITS |
| t pd | Α | Input or I/O to | 8 outputs switching | 3 | 7.5 | 3 | 10 | 3 | 15 | 3 | 20 | 3 | 25 | ns |
| | | Comb. Output | 1 output switching | _ | 7 | _ | _ | _ | _ | _ | _ | _ | | ns |
| t co | Α | Clock to Output [| Delay | 2 | 5 | 2 | 7 | 2 | 10 | 2 | 11 | 2 | 12 | ns |
| t cf ² | _ | Clock to Feedbac | ck Delay | _ | 3 | _ | 6 | _ | 8 | _ | 9 | _ | 10 | ns |
| t su | _ | Setup Time, Inpu | t or Fdbk before Clk↑ | 7 | _ | 10 | _ | 12 | _ | 13 | _ | 15 | _ | ns |
| t h | _ | Hold Time, Input | or Fdbk after Clk↑ | 0 | _ | 0 | _ | 0 | _ | 0 | _ | 0 | _ | ns |
| | А | Maximum Clock External Feedba | | 83.3 | _ | 58.8 | _ | 45.5 | _ | 41.6 | _ | 37 | _ | MHz |
| f max ³ | А | Maximum Clock Internal Feedbac | | 100 | _ | 62.5 | _ | 50 | _ | 45.4 | _ | 40 | _ | MHz |
| | А | Maximum Clock No Feedback | Frequency with | 100 | _ | 62.5 | _ | 62.5 | _ | 50 | _ | 41.7 | _ | MHz |
| t wh | _ | Clock Pulse Dura | ation, High | 5 | _ | 8 | _ | 8 | _ | 10 | _ | 12 | - | ns |
| t wl | _ | Clock Pulse Dura | ation, Low | 5 | _ | 8 | _ | 8 | | 10 | _ | 12 | | ns |
| ten | В | Input or I/O to Ou | tput Enabled | 3 | 9 | 3 | 10 | _ | 15 | _ | 20 | _ | 25 | ns |
| | В | OE to Output Ena | abled | 2 | 6 | 2 | 10 | _ | 15 | | 18 | | 20 | ns |
| t dis | С | Input or I/O to Ou | tput Disabled | 2 | 9 | 2 | 10 | _ | 15 | _ | 20 | _ | 25 | ns |
| | С | OE to Output Dis | abled | 1.5 | 6 | 1.5 | 10 | _ | 15 | _ | 18 | _ | 20 | ns |

¹⁾ Refer to **Switching Test Conditions** section.

CAPACITANCE ($T_{\Delta} = 25^{\circ}C$, f = 1.0 MHz)

| SYMBOL | PARAMETER | MAXIMUM* | UNITS | TEST CONDITIONS |
|------------------|-------------------|----------|-------|---------------------------------|
| C, | Input Capacitance | 8 | pF | $V_{CC} = 5.0V, V_{I} = 2.0V$ |
| C _{I/O} | I/O Capacitance | 8 | pF | $V_{CC} = 5.0V, V_{I/O} = 2.0V$ |


^{*}Guaranteed but not 100% tested.

²⁾ Calculated from fmax with internal feedback. Refer to fmax Descriptions section.


³⁾ Refer to fmax Descriptions section.




SWITCHING WAVEFORMS




Combinatorial Output




Registered Output




Input or I/O to Output Enable/Disable



OE to Output Enable/Disable






fmax with Feedback




fmax DESCRIPTIONS




fmax with External Feedback 1/(tsu+tco)

Note: fmax with external feedback is calculated from measured tsu and tco.



fmax with No Feedback

Note: fmax with no feedback may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.




fmax with Internal Feedback 1/(tsu+tcf)

Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.

SWITCHING TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V | | | |
|------------------------|------------------------|--|--|--|
| - | 2 – 3ns 10% – 90% | | | |
| ' | nput Rise and GAL20V8B | | | |
| Fall Times | 1.5ns 10% – 90% | | | |
| Input Timing Reference | 1.5V | | | |
| Output Timing Refere | 1.5V | | | |
| Output Load | See Figure | | | |

3-state levels are measured 0.5V from steady-state active level.



 $^{\star}\text{C}_{\, \text{L}}$ INCLUDES TEST FIXTURE AND PROBE CAPACITANCE

GAL20V8B Output Load Conditions (see figure)

| | • | | . • | • |
|----------------|-------------|----------------|-------------------------------|------|
| Test Condition | | R ₁ | R ₁ R ₂ | |
| Α | | 200Ω | 390Ω | 50pF |
| В | Active High | ∞ | 390Ω | 50pF |
| | Active Low | 200Ω | 390Ω | 50pF |
| С | Active High | ∞ | 390Ω | 5pF |
| | Active Low | 200Ω | 390Ω | 5pF |
| | Active Low | 200Ω | 390Ω | 5pF |

GAL20V8C Output Load Conditions (see figure)

| Test Condition | | R ₁ | R ₂ | CL |
|----------------|-------------|----------------|----------------|------|
| Α | | 200Ω | 200Ω | 50pF |
| В | Active High | 8 | 200Ω | 50pF |
| | Active Low | 200Ω | 200Ω | 50pF |
| С | Active High | 8 | 200Ω | 5pF |
| | Active Low | 200Ω | 200Ω | 5pF |



ELECTRONIC SIGNATURE

An electronic signature is provided in every GAL20V8 device. It contains 64 bits of reprogrammable memory that can contain user defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell.

NOTE: The electronic signature is included in checksum calculations. Changing the electronic signature will alter the checksum.

SECURITY CELL

A security cell is provided in the GAL20V8 devices to prevent unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the functional bits in the device. This cell can only be erased by re-programming the device, so the original configuration can never be examined once this cell is programmed. The Electronic Signature is always available to the user, regardless of the state of this control cell.

LATCH-UP PROTECTION

GAL20V8 devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias minimizes the potential of latch-up caused by negative input undershoots. Additionally, outputs are designed with n-channel pull-ups instead of the traditional p-channel pull-ups in order to eliminate latch-up due to output overshoots.

DEVICE PROGRAMMING

GAL devices are programmed using a Lattice Semiconductorapproved Logic Programmer, available from a number of manufacturers. Complete programming of the device takes only a few seconds. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle.

OUTPUT REGISTER PRELOAD

When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because, in system operation, certain events occur that may throw the logic into an illegal state (power-up,line voltage glitches, brown-outs,etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e., illegal) state into the registers. Then the machine can be sequenced and the outputs tested for correct next state conditions.


GAL20V8 devices include circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing text vectors perform output register preload automatically.

INPUT BUFFERS

GAL20V8 devices are designed with TTL level compatible input buffers. These buffers have a characteristicallyhigh impedance, and present a much lighter load to the driving logic than bipolar TTL devices.


The GAL20V8 input and I/O pins have built-in active pull-ups. As a result, unused inputs and I/O's will float to a TTL "high" (logical "1"). Lattice Semiconductor recommends that all unused inputs and tri-stated I/O pins be connected to another active input, Vcc, or Ground. Doing this will tend to improve noise immunity and reduce I_{CC} for the device.

Typical Input Pull-up Characteristic





POWER-UP RESET




Circuitry within the GAL20V8 provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (tpr, $1\mu s$ MAX). As a result, the state on the registered output pins (if they are enabled) will always be high on power-up, regardless of the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. Because of the asynchronous nature of system power-up, some

conditions must be met to guarantee a valid power-up reset of the device. First, the Vcc rise must be monotonic. Second, the clock input must be at static TTL level as shown in the diagram during power up. The registers will reset within a maximum of tpr time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met. The clock must also meet the minimum pulse width requirements.

INPUT/OUTPUT EQUIVALENT SCHEMATICS

Typical Input




17


1996 Data Book


Typical Output



GAL 20V8C: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS







Normalized Tpd vs Temp

1.3

1.2

- - PT H->L

PT L->H


O.9


0.8


0.7


0.8


Temperature (deg. C)





















GAL 20V8C: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS























0.8

Specifications GAL20V8


GAL 20V8B-7/-10: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS




Supply Voltage (V)

5.25

5.50





Normalized Tpd vs Temp

1.3

1.2

--- PT H->L


PT L->H


1.1


1.1

PT L->H


Temperature (deg. C)









Delta Tpd vs # of Outputs














GAL 20V8B-7/-10: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS























Normalized Tpd

Specifications **GAL20V8**

GAL 20V8B-15/-25: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS



Supply Voltage (V)

Normalized Tco vs Vcc

1.2

0 1.1

0.9

0.8


4.50

4.75

5.00

5.25

Supply Voltage (V)



Normalized Tpd vs Temp

1.3

1.2

- - PT H->L

1.1

PT L->H

0.9

0.8

0.7

-55

-25

0

25


50


75


100


12


Temperature (deg. C)





















GAL 20V8B-15/-25: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS


























Copyright © 1996 Lattice Semiconductor Corporation.

E²CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

LATTICE SEMICONDUCTOR CORPORATION 5555 Northeast Moore Court Hillsboro, Oregon 97124 U.S.A. Tel.: (503) 681-0118 FAX: (503) 681-3037 http://www.latticesemi.com