

No.05 -1902B Feb, 08, 2000

C/O DRAM Engineering Dept.
Semiconductor & Integrated Circuit Group.
Hitachi, Ltd.
5-20-1 Josuihon-cho, Kodaira-shi,
Tokyo, Japan

HP/NSD

HITACHI SEMICONDUCTOR TECHNICAL REPORT

HB54A5129F1-10B Data Sheet

Reported by M.Tanaka	
T.Oono	
Engineer.	
K.Tsuneda	
Senior Engineer.	
C/O DRAM Engineering Dept.	
DRAM Business Division.	
Semiconductor & Integrated Circuits Group	p.
Hitachi I td	

512 MB Registered DDR SDRAM DIMM 64-Mword × 72-bit, 1-Bank Module (18 pcs of 64 M × 4 Components)

HITACHI

ADE-203-1159 (Z) Preliminary Rev. 0.0 Feb. 7, 2000

Description

The HB54A5129F1 is a $64M \times 72 \times 1$ -bank Double Data Rate (DDR) SDRAM Module, mounted 18 pieces of 256-Mbit DDR SDRAM (HM5425401BTT) sealed in TSOP package, 1 piece of PLL clock driver, 2 pieces of register driver and 1 piece of serial EEPROM (2-kbit EEPROM) for Presence Detect (PD). Read and write operations are performed at the cross points of the CK and the \overline{CK} . This high speed data transfer is realized by the 2-bit prefetch piplined architecture. Data strobe (DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. An outline of the products is 184-pin socket type package (dual lead out). Therefore, it makes high density mounting possible without surface mount technology. It provides common data inputs and outputs. Decoupling capacitors are mounted beside each TSOP on the module board.

Features

- 184-pin socket type package (dual lead out)
 - Outline: 133.35 mm (Length) × 43.18 mm (Height) × 4.00 mm (Thickness)
 - -Lead pitch: 1.27 mm
- 2.5 V power supply (V_{CC}/V_{CCO})
- SSTL-2 interface for all inputs and outputs
- Clock frequency: 100 MHz (max)
- Data inputs and outputs are synchronized with DQS
- 4 banks can operate simultaneously and independently (Component)
- Burst read/write operation
- Programmable burst length: 2/4/8
 - Burst read stop capability

Preliminary: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.




- Programmable burst sequence
 - Sequential
 - Interleave
- Start addressing capability
 - Even and Odd
- $\overline{\text{CAS}}$ latency: 3
- 8192 refresh cycles: 7.8 µs (8192 row/64 ms)
- 2variations of refresh
 - Auto refresh
 - Self refresh

Ordering Information

Type No.	Frequency	CAS latency	Package	Contact pad
HB54A5129F1-10B	100 MHz	3	184-pin dual lead out socket type	Gold

Pin Arrangement




Pin No.	Pin name						
1	V_{REF}	47	DQS8	93	V _{SS}	139	V _{SS}
2	DQ0	48	A0	94	DQ4	140	DM8/DQS17
3	V _{SS}	49	CB2	95	DQ5	141	A10
4	DQ1	50	V _{SS}	96	V _{CCQ}	142	CB6
5	DQS0	51	CB3	97	DM0/DQS9	143	V _{CCQ}
6	DQ2	52	BA1	98	DQ6	144	CB7
7	V _{cc}	53	DQ32	99	DQ7	145	V _{SS}
8	DQ3	54	V _{CCQ}	100	V _{ss}	146	DQ36
9	NC	55	DQ33	101	NC	147	DQ37
10	RESET	56	DQS4	102	NC	148	V _{CC}
11	V _{SS}	57	DQ34	103	NC	149	DM4/DQS13
12	DQ8	58	V _{SS}	104	V _{CCQ}	150	DQ38
13	DQ9	59	BA0	105	DQ12	151	DQ39
14	DQS1	60	DQ35	106	DQ13	152	V _{SS}
15	V _{CCQ}	61	DQ40	107	DM1/DQS10	153	DQ44
16	NC	62	V _{CCQ}	108	V _{cc}	154	RAS
17	NC	63	WE	109	DQ14	155	DQ45
18	V _{SS}	64	DQ41	110	DQ15	156	V _{CCQ}
19	DQ10	65	CAS	111	NC	157	S0
20	DQ11	66	V _{SS}	112	V _{CCQ}	158	NC
21	CKE0	67	DQS5	113	NC	159	DM5/DQS14
22	V _{CCQ}	68	DQ42	114	DQ20	160	V _{SS}
23	DQ16	69	DQ43	115	A12	161	DQ46
24	DQ17	70	V _{cc}	116	V _{SS}	162	DQ47
25	DQS2	71	NC	117	DQ21	163	NC

Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
26	$V_{\rm SS}$	72	DQ48	118	A11	164	V _{CCQ}
27	A9	73	DQ49	119	DM2/DQS11	165	DQ52
28	DQ18	74	V _{SS}	120	V _{cc}	166	DQ53
29	A7	75	NC	121	DQ22	167	NC
30	V _{CCQ}	76	NC	122	A8	168	V _{CC}
31	DQ19	77	V _{CCQ}	123	DQ23	169	DM6/DQS15
32	A5	78	DQS6	124	V _{SS}	170	DQ54
33	DQ24	79	DQ50	125	A6	171	DQ55
34	V _{SS}	80	DQ51	126	DQ28	172	V _{CCQ}
35	DQ25	81	V _{SS}	127	DQ29	173	NC
36	DQS3	82	V _{CCID}	128	V _{ccq}	174	DQ60
37	A4	83	DQ56	129	DM3/DQS12	175	DQ61
38	V _{cc}	84	DQ57	130	A3	176	V _{SS}
39	DQ26	85	V _{cc}	131	DQ30	177	DM7/DQS16
40	DQ27	86	DQS7	132	V _{SS}	178	DQ62
41	A2	87	DQ58	133	DQ31	179	DQ63
42	V _{SS}	88	DQ59	134	CB4	180	V _{CCQ}
43	A1	89	V _{SS}	135	CB5	181	SA0
44	CB0	90	WP	136	V _{CCQ}	182	SA1
45	CB1	91	SDA	137	CK0	183	SA2
46	V _{CC}	92	SCL	138	CK0	184	V _{CCSPD}


Pin Description

Pin name	Function
A0 to A12	Address input
	— Row address A0 to A12
	Column address A0 to A9, A11
BA0, BA1	Bank select address
DQ0 to DQ63	Data input/output
CB0 to CB7	Check bit (Data input/output)
RAS	Row address strobe command
CAS	Column address strobe command
WE	Write enable
<u>\$0</u>	Chip select
CKE0	Clock enable
CK0	Clock input
CK0	Differential clock input
DQS0 to DQS8	Input and output data strobe
DM0 to DM8/DQS9 to DQS17	Input and output data strobe
SCL	Clock input for serial PD
SDA	Data input/output for serial PD
WP	Write protect for serial PD
SA0 to SA2	Serial address input
V _{cc}	Power for internal circuit
V _{cca}	Power for DQ circuit
V _{CCSPD}	Power for serial EEPROM
V_{REF}	Input reference voltage
$\overline{V_{SS}}$	Ground
V _{CCID}	V _{cc} indentication flag
RESET	Reset pin (forces register inputs low)
NC	No connection

Block Diagram



Differential Clock Net Wiring (CK0, $\overline{\text{CK0}}$)



Notes: 1. The clock delay from the input of the PLL clock to the input of any SDRAM or register willI be set to 0 ns (nominal).

2. Input, output and feedback clock lines are terminated from line to line as shown, and not

- from line to ground.

 3. Only one PLL output is shown per output type. Any additional PLL outputs will be wired
- in a similar manner.

Pin Functions (1)

CK (\overline{CLK}), \overline{CK} (\overline{CLK}) (input pin): The CK and the \overline{CK} are the master clock inputs. All inputs except DMs, DQSs and DQs are referred to the cross point of the CK rising edge and the V_{REF} level. When a read operation, DQSs and DQs are referred to the cross point of the CK and the \overline{CK} . When a write operation, DMs and DQs are referred to the cross point of the DQS and the V_{REF} level. DQSs for write operation are referred to the cross point of the CK and the \overline{CK} .

 \overline{S} (\overline{CS}) (input pin): When \overline{S} is Low, commands and data can be input. When \overline{S} is High, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held.

RAS, CAS, and WE (input pins): These pins define operating commands (read, write, etc.) depending on the combinations of their voltage levels. See "Command operation".

A0 to A12 (input pins): Row address (AX0 to AX12) is determined by the A0 to the A12 level at the cross point of the CK rising edge and the V_{REF} level in a bank active command cycle. Column address (AY0 to AY9, AY11) is loaded via the A0 to the A9, the A11 at the cross point of the CK rising edge and the V_{REF} level in a read or a write command cycle. This column address becomes the starting address of a burst operation.

A10 (AP) (input pin): A10 defines the precharge mode when a precharge command, a read command or a write command is issued. If A10 = High when a precharge command is issued, all banks are precharged. If A10 = Low when a precharge command is issued, only the bank that is selected by BA1/BA0 is precharged. If A10 = High when read or write command, auto-precharge function is enabled. While A10 = Low, auto-precharge function is disabled.

BA0/BA1 (input pin): BA0/BA1 are bank select signals. The memory array is divided into bank 0, bank 1, bank 2 and bank 3. If BA1 = Low and BA0 = Low, bank 0 is selected. If BA1 = High and BA0 = Low, bank 1 is selected. If BA1 = High and BA0 = High, bank 3 is selected.

CKE (**input pin**): CKE controls power down and self-refresh. The power down and the self-refresh commands are entered when the CKE is driven Low and exited when it resumes to High.

The CKE level must be kept for 1 CK cycle (= L_{CKEPW}) at least, that is, if CKE changes at the cross point of the CK rising edge and the V_{REF} level with proper setup time t_{IS} , at the next CK rising edge CKE level must be kept with proper hold time t_{IH} .

Pin Functions (2)

DQ, CB (input and output pins): Data are input to and output from these pins.

DQS (input and output pin): DQS provide the read data strobes (as output) and the write data strobes (as input).

 V_{CC} and V_{CCQ} (power supply pins): 2.5 V is applied. (V_{CC} is for the internal circuit and V_{CCQ} is for the output buffer.)

 V_{CCSPD} (power supply pin): 2.5 V is applied (For serial EEPROM).

 V_{ss} (power supply pin): Ground is connected.

 $\overline{\text{RESET}}$ (input pin): LVCMOS reset input. When $\overline{\text{RESET}}$ is low, all registers are reset and all outputs are low.

Detailed Operation Part and Timing Waveforms

Refer to the HM5425161B/HM5425801B/HM5425401B Series datasheet. DM pins of component device fixed to V_{SS} level on the module board. DIMM \overline{CAS} latency = Device CL+1 for registered type.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Note
Voltage on any pin relative to V _{ss}	V _T	-1.0 to +4.6	V	1
Supply voltage relative to V _{SS}	V _{cc} , V _{ccq}	-1.0 to +4.6	V	1
Short circuit output current	lout	50	mA	"
Power dissipation	P _T	18	W	.,
Operating temperature	Topr	0 to +55	°C	
Storage temperature	Tstg	-50 to +100	°C	

Note: 1. Respect to V_{ss}

DC Operating Conditions (Ta = 0 to +55°C)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	V_{cc} , V_{ccq}	2.3	2.5	2.7	V	1, 2
	V _{ss}	0	0	0	V	
Input reference voltage	V_REF	1.15	1.25	1.35	V	1
Termination voltage	V_{TT}	$V_{REF} - 0.04$	V_{REF}	V _{REF} + 0.04	V	1
DC Input high voltage	V _{IH}	V _{REF} + 0.18		V _{CCQ} + 0.3	V	1, 3
DC Input low voltage	V _{IL}	-0.3	_	V _{REF} - 0.18	V	1, 4
DC Input signal voltage	V _{IN} (dc)	-0.3		V _{CCQ} + 0.3	V	5
DC differential input voltage	V _{SWING} (dc)	0.36		V _{CCQ} + 0.6	V	6

Notes: 1. All parameters are referred to $V_{\rm SS}$, when measured.

- V_{CCQ} must be lower than or equal to V_{CC}.
 V_{IH} is allowed to exceed V_{CC} up to 4.6 V for the period shorter than or equal to 5 ns.
 V_{IL} is allowed to outreach below V_{SS} down to -1.0 V for the period shorter than or equal to 5 ns.
- 5. V_{IN} (dc) specifies the allowable dc execution of each differential input.
- 6. V_{SWING} (dc) specifies the input differential voltage required for switching.

DC Characteristics (Ta = 0 to +55°C, V_{CC} , V_{CCQ} = 2.5 V \pm 0.2 V, V_{SS} = 0 V)

HB54A5129F1

-10B

Parameter	Symbol	Min	Max	Unit	Test conditions	Notes
Operating current (ACTV-PRE)	I _{CC0}	_	TBD	mA	$CKE \ge V_{IH}$, $t_{RC} = min$	1, 2, 5
Operating current (ACTV-READ-PRE)	I _{CC1}		TBD	mA	CKE \geq V _{IH} , BL = 2, CL = 3.5, t _{RC} = min	1, 2, 5
Idle power down standby current	I _{CC2P}	_	TBD	mA	CKE ≤ V _{IL}	4
Idle standby current	I _{CC2N}	_	TBD	mA	$CKE \ge V_{IH}, \overline{CS} \ge V_{IH}$	4
Active power down standby current	I _{CC3P}	_	TBD	mA	CKE ≤ V _{IL}	3
Active standby current	I _{CC3N}		TBD	mA	$CKE \ge V_{IH},$ $t_{RAS} = max$	3
Operating current (Burst read operation)	I _{CC4R}	_	TBD	mA	$CKE \ge V_{IH}$, $BL = 2$, $CL = 3.5$	1, 2, 5, 6
Operating current (Burst write operation)	I _{CC4W}	<u>—</u>	TBD	mA	$CKE \ge V_{IH}, BL = 2,$ $CL = 3.5$	1, 2, 5, 6
Auto refresh current	I _{CC5}	<u>—</u>	TBD	mA	$t_{RFC} = min,$ $Input \le V_{IL} \text{ or } \ge V_{IH}$	
Self refresh current	I _{CC6}		TBD	mA	Input $\ge V_{CC} - 0.2 \text{ V}$ Input $\le 0.2 \text{ V}$	
Input leakage current	I _{LI}	-10	10	μΑ	$V_{CC} \ge Vin \ge V_{SS}$	
Output leakage current	I _{LO}	-10	10	μΑ	$V_{CC} \ge Vout \ge V_{SS}$	
Output high voltage	V _{OH}	V _{⊤т} + 0.76	_	V	I_{OH} (max) = -15.2 mA	
Output low voltage	V_{OL}	_	$V_{TT} - 0.76$	V	I_{OL} (min) = 15.2 mA	

Notes. 1. These I_{cc} data are measured under condition that DQ pins are not connected.

^{2.} One bank operation.

^{3.} One bank active.

^{4.} All banks idle.

^{5.} Command/Address transition once per one cycle.

^{6.} Data/Data mask transition twice per one cycle.

^{7.} The I_{CC} data on this table are measured with regard to t_{CK} = min in general.

Capacitance (Ta = 25°C, V_{CC} , V_{CCQ} = 2.5 V \pm 0.2 V)

Parameter	Symbol	Min	Max	Unit	Notes
Input capacitance (Address)	C _{I1}	TBD	TBD	pF	1
Input capacitance (Command)	C _{I2}	TBD	TBD	pF	1
Data and DQS input/output capacitance (I/O)) C _o	TBD	TBD	pF	1, 2

Notes: 1. These parameters are measured on conditions: f = 100 MHz, Vout = $V_{CCQ}/2$, ΔV out = 0.2 V.

2. Dout circuits are disabled.

AC Characteristics (Ta = 0 to +55°C, V_{CC} , V_{CCQ} = 2.5 V \pm 0.2 V, V_{SS} = 0 V)


		HB54A	5129F1		
		-10B			
Parameter	Symbol	Min	Max	Unit	Notes
System clock cycle time	t _{CK}	10	15	ns	10
Input clock high level time	t _{CH}	TBD		t _{CK}	
Input clock low level time	t _{CL}	TBD	_	t _{CK}	"
CLK to DQS skew	t _{DQSCK}	TBD	TBD	ns	2
DATA to CLK skew	t _{AC}	TBD	TBD	ns	2
Dout to DQS skew	t _{DQSQ}	-0.6	0.6	ns	3
Dout/DQS valid window	t _{DV}	0.35	_	t _{CK}	4
DQS valid window	t _{DQSV}	0.35	_	t _{CK}	4
DQS read preamble	t _{RPRE}	0.9	1.1	t _{CK}	
DQS read postamble	t _{RPST}	0.4	0.6	t _{CK}	
Dout-High impedance delay from CLK/CLK	t _{HZ}	TBD	TBD	ns	5
Dout-Low impedance delay from CLK/CLK	t _{LZ}	TBD	TBD	ns	6
DQ input pulse width	t _{DIPW}	2		ns	7
Data to data strobe setup time	t _{DS}	0.6		ns	8
Data to data strobe hold time	t _{DH}	0.6	_	ns	8
Clock to DQS write preamble setup time	t _{WPRES}	TBD		ns	
Clock to DQS write preamble hold time	t _{wpreh}	TBD	_	t _{ck}	
DQS last edge to High-Z time (DQS write postamble)	t _{wPST}	0.4	0.6	t _{CK}	9
Clock to the DQS first rising edge for write delay	t _{DQSS}	TBD	TBD	t _{CK}	

		HB54A	5129F1		
		-10B			
Parameter	Symbol	Min	Max	Unit	Notes
DQS falling edge to CLK setup time	t _{DSS}	TBD	_	t _{ck}	
DQS falling edge hold time to CLK	t _{DSH}	TBD	_	t _{CK}	
DQS high pulse width (DQS write)	t _{DQSH}	0.35	_	t _{CK}	
DQS low pulse width (DQS write)	t _{DQSL}	0.35	_	t _{CK}	
Input command and address setup time	t _{IS}	TBD		ns	8
Input command and address hold time	t _{IH}	TBD		ns	8
Active command period	t _{RC}	70	_	ns	
Auto refresh to active/Auto refresh command cycle	t _{RFC}	80	_	ns	
Active to Precharge command period	t _{RAS}	50	120000	ns	
Active to column command period	t _{RCD}	20		ns	
Last data in to precharge	t _{wR}	TBD		ns	
Precharge to active command period	t _{RP}	20		ns	
Active to active command period	t _{RRD}	15		ns	
Average periodic refresh interval	t _{REF}	_	7.8	μs	

- Notes. 1. On all AC measurements, we assume the test conditions shown in the next page. For timing parameter definitions, see 'Timing Waveforms' section.
 - 2. This parameter defines the signal transition delay from the cross point of CLK and $\overline{\text{CLK}}$. The signal transition is defined to occur when the signal level crossing V_{TT} .
 - 3. The timing reference level is V_{TT} .
 - Output valid window is defined to be the period between two successive transition of data out or DQS (read) signals. The signal transition is defined to occur when the signal level crossing V_{TT}.
 - 5. t_{HZ} is defined as Dout transition delay from Low-Z to High-Z at the end of read burst operation. The timing reference is cross point of CLK and CLK. This parameter is not referred to a specific Dout voltage level, but specify when the device output stops driving.
 - 6. t_{LZ} is defined as Dout transition delay from High-Z to Low-Z at the beginning of read operation. This parameter is not referred to a specific Dout voltage level, but specify when the device output begins driving.
 - Input valid windows is defined to be the period between two successive transition of data input or DQS (write) signals. The signal transition is defined to occur when the signal level crossing V_{REF}.
 - 8. The timing reference level is V_{REF} .
 - 9. The transition from Low-Z to High-Z is defined to occur when the device output stops driving. A specific reference voltage to judge this transition is not given.
 - $10.t_{CK}$ max is determined by the lock range of the DLL. Beyond this lock range, the DLL operation is not assured.
 - 11. V_{cc} is assumed to be 2.5 V \pm 0.2 V. V_{cc} power supply variation per cycle expected to be less than 0.4 V/400 cycle.

Test Conditions


Parameter	Symbol	Min	Тур	Max	Unit
Input reference voltage	V_{REF}	1.15	1.25	1.35	V
Termination voltage	V _{TT}	V _{REF} - 0.04	V_{REF}	$V_{REF} + 0.04$	V
AC input high voltage	V _{IH} (ac)	$V_{REF} + 0.35$			V
AC input low voltage	V _{IL} (ac)	_	·	$V_{REF} - 0.35$	V
AC differential input high voltage	V _{SWING} (ac)	0.7	_	V _{CCQ} + 0.6	V
AC differential cross point voltage	V _x (ac)	V _{REF} - 0.2	V_{REF}	V _{REF} + 0.2	V
Input signal slew rate	SLEW	_	1		V/ns



Timing Parameter Measured in Clock Cycle for Registered DIMM

	Symbol	Number of clock cycle	
Parameter		Min	Мах
Write to pre-charge command delay (same bank)	t _{WPD}	3 + BL/2	
Read to pre-charge command delay (same bank)	t _{RPD}	BL/2	
Write to read command delay (to input all data)	t _{WRD}	2 + BL/2	
Burst stop command to write command delay	t _{BSTW}	2	
Burst stop command to DQ High-Z	t _{BSTZ}	3	
Read command to write command delay (to output all data)	t _{RWD}	2 + BL/2	
Pre-charge command to High-Z	t _{HZP}	3	
Write command to data in latency	t _{wcd}	2	
Write recovery	t _{wR}	1	
Register set command to active or register set command	t _{MRD}	2	
Self refresh exit to non-read command	t _{SNR}	10	
Self refresh exit to read command	t _{SRD}	200	
Power down entry	t _{PDEN}		1
Power down exit to command input	t _{PDEX}		1
CKE minimum pulse width	t _{CKEPW}	1	

Physical Outline



Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

IITACE

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica http:semiconductor.hitachi.com/ Europe http://www.hitachi-eu.com/hel/ecg

http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

Japan http://www.hitachi.co.ip/Sicd/index.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive San Jose, CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223

Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead

Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F. Hung Kuo Building, No.167 Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong

Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

Revision Record

Rev	Date	Contents of Modification	Drawn by	Approved by
0.0	Feb. 7, 2000	Initial issue (referred to HM5425161B/HM5425801B/HM5425401B rev 0.0)		