

### FEATURES

**Fast Settling Output Current:** 85 ns  
**Full-Scale Current Prematched to  $\pm 1$  LSB**  
**Direct Interface to TTL, CMOS, ECL, HTL, PMOS**  
**Nonlinearity to 0.1% Maximum Over Temperature Range**  
**High Output Impedance and Compliance:**  
 -10 V to +18 V  
**Complementary Current Outputs**  
**Wide Range Multiplying Capability:** 1 MHz Bandwidth  
**Low FS Current Drift:**  $\pm 10 \text{ ppm}/^\circ\text{C}$   
**Wide Power Supply Range:**  $\pm 4.5 \text{ V}$  to  $\pm 18 \text{ V}$   
**Low Power Consumption:** 33 mW @  $\pm 5 \text{ V}$   
**Low Cost**  
**Available in Die Form**

### GENERAL DESCRIPTION

The DAC08 series of 8-bit monolithic digital-to-analog converters provide very high-speed performance coupled with low cost and outstanding applications flexibility.

Advanced circuit design achieves 85 ns settling times with very low "glitch" energy and at low power consumption. Monotonic multiplying performance is attained over a wide 20 to 1 reference current range. Matching to within 1 LSB between refer-

ence and full-scale currents eliminates the need for full-scale trimming in most applications. Direct interface to all popular logic families with full noise immunity is provided by the high swing, adjustable threshold logic input.


High voltage compliance complementary current outputs are provided, increasing versatility and enabling differential operation to effectively double the peak-to-peak output swing. In many applications, the outputs can be directly converted to voltage without the need for an external op amp.

All DAC08 series models guarantee full 8-bit monotonicity, and nonlinearities as tight as  $\pm 0.1\%$  over the entire operating temperature range are available. Device performance is essentially unchanged over the  $\pm 4.5 \text{ V}$  to  $\pm 18 \text{ V}$  power supply range, with 33 mW power consumption attainable at  $\pm 5 \text{ V}$  supplies.

The compact size and low power consumption make the DAC08 attractive for portable and military/aerospace applications; devices processed to MIL-STD-883, Level B are available.

DAC08 applications include 8-bit, 1  $\mu\text{s}$  A/D converters, servo motor and pen drivers, waveform generators, audio encoders and attenuators, analog meter drivers, programmable power supplies, CRT display drivers, high-speed modems and other applications where low cost, high speed and complete input/output versatility are required.

### FUNCTIONAL BLOCK DIAGRAM



REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
 Tel: 617/329-4700 Fax: 617/326-8703

# DAC08-SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS (@ $V_S = \pm 15$ V, $I_{REF} = 2.0$ mA, $-55^\circ C \leq T_A \leq +125^\circ C$ for DAC08/08A, $0^\circ C \leq T_A \leq +70^\circ C$ for

DAC08C, E & H unless otherwise noted. Output characteristics refer to both  $I_{OUT}$  and  $\overline{I_{OUT}}$ .)

Parameter	Symbol	Conditions	DAC08A/H			DAC08E			DAC08C			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Resolution			8			8			8			Bits
Monotonicity			8			8			8			Bits
Nonlinearity												% FS
Settling Time	NL <sub>ts</sub>	To $\pm 1/2$ LSB, All Bits Switched ON or OFF, $T_A = 25^\circ C^1$		85	135		85	150		85	150	ns
Propagation Delay												
Each Bit	t <sub>PLH</sub>	$T_A = 25^\circ C^1$		35	60		35	60		35	60	ns
All Bits Switched	t <sub>PHL</sub>			35	60		35	60		35	60	ns
Full-Scale Tempco <sup>1</sup>	T <sub>CI<sub>FS</sub></sub>			$\pm 10$	$\pm 50$		$\pm 10$	$\pm 80$		$\pm 10$	$\pm 80$	ppm/ $^\circ C$
Output Voltage												
Compliance	V <sub>OC</sub>	Full-Scale Current Change $<1/2$ LSB, $R_{OUT} > 20 M\Omega$ typ	-10	+18		-10	+18		-10	+18		V
Full Range Current	I <sub>FR4</sub>	V <sub>REF</sub> = 10.000 V R <sub>14</sub> , R <sub>15</sub> = 5.000 k $\Omega$ $T_A = +25^\circ C$	1.984	1.992	2.000	1.94	1.99	2.04	1.94	1.99	2.04	mA
Full Range Symmetry	I <sub>FRS</sub>	I <sub>FR4</sub> - I <sub>FR2</sub>		$\pm 0.5$	$\pm 4$		$\pm 1$	$\pm 8$		$\pm 2$	$\pm 16$	$\mu A$
Zero-Scale Current	I <sub>ZS</sub>			0.1	1		0.2	2		0.2	4	$\mu A$
Output Current Range	I <sub>OR1</sub> I <sub>OR2</sub>	R <sub>14</sub> , R <sub>15</sub> = 5.000 k $\Omega$ V <sub>REF</sub> = +15.0 V, V <sub>-</sub> = -10 V V <sub>REF</sub> = +25.0 V, V <sub>-</sub> = -12 V I <sub>REF</sub> = 2 mA	2.1			2.1			2.1			mA
Output Current Noise				25			25			25		nA
Logic Input Levels												
Logic "0"	V <sub>IL</sub>	V <sub>LC</sub> = 0 V			0.8			0.8			0.8	V
Logic Input "1"	V <sub>IL</sub>		2			2			2			V
Logic Input Current												
Logic "0"	I <sub>IL</sub>	V <sub>IN</sub> = -10 V to +0.8 V		-2	-10		-2	-10		-2	-10	$\mu A$
Logic Input "1"	I <sub>IH</sub>	V <sub>IN</sub> = 2.0 V to 18 V		0.002	10		0.002	10		0.002	10	$\mu A$
Logic Input Swing	V <sub>IS</sub>	V <sub>-</sub> = -15 V	-10	+18		-10	+18		-10	+18		V
Logic Threshold Range	V <sub>THR</sub>	V <sub>S</sub> = $\pm 15$ V <sup>1</sup>	-10	+13.5		-10	+13.5		-10	+13.5		V
Reference Bias Current	I <sub>I5</sub>			-1	-3		-1	-3		-1	-3	$\mu A$
Reference Input Slew Rate	dI/dt	R <sub>EQ</sub> = 200 $\Omega$ R <sub>L</sub> = 100 $\Omega$ C <sub>C</sub> = 0 pF See Fast Pulsed Ref. Info Following. <sup>1</sup>	4	8		4	8		4	8		mA/ $\mu s$
Power Supply Sensitivity	PSSI <sub>FS+</sub> PSSI <sub>FS-</sub>	V <sub>+</sub> = 4.5 V to 18 V V <sub>-</sub> = -4.5 V to -18 V I <sub>REF</sub> = 1.0 mA		$\pm 0.0003$	$\pm 0.01$		$\pm 0.0003$	$\pm 0.01$		$\pm 0.0003$	$\pm 0.01$	% $\Delta I_O$ / $\% \Delta V_+$ % $\Delta I_O$ / $\% \Delta V_-$
				$\pm 0.002$	$\pm 0.01$		$\pm 0.002$	$\pm 0.01$		$\pm 0.002$	$\pm 0.01$	
Power Supply Current	I <sub>+</sub> I <sub>-</sub>	V <sub>S</sub> = $\pm 5$ V, I <sub>REF</sub> = 1.0 mA	2.3	3.8		2.3	3.8		2.3	3.8		mA
			-4.3	-5.8		-4.3	-5.8		-4.3	-5.8		mA
	I <sub>+</sub> I <sub>-</sub>	V <sub>S</sub> = +5 V, -15 V,	2.4	3.8		2.4	3.8		2.4	3.8		mA
		I <sub>REF</sub> = 2.0 mA	-6.4	-7.8		-6.4	-7.8		-6.4	-7.8		mA
	I <sub>+</sub> I <sub>-</sub>	V <sub>S</sub> = $\pm 15$ V, I <sub>REF</sub> = 2.0 mA	2.5	3.8		2.5	3.8		2.5	3.8		mA
			-6.5	-7.8		-6.5	-7.8		-6.5	-7.8		mA
Power Dissipation	P <sub>d</sub>	$\pm 5$ V, I <sub>REF</sub> = 1.0 mA +5 V, -15 V, I <sub>REF</sub> = 2.0 mA $\pm 15$ V, I <sub>REF</sub> = 2.0 mA	33	48		33	48		33	48		mW
			108	136		103	136		108	136		mW
			135	174		135	174		135	174		mW

NOTES

<sup>1</sup>Guaranteed by design.

Specifications subject to change without notice.

## TYPICAL ELECTRICAL CHARACTERISTICS (@ $V_S = \pm 15$ V, and $I_{REF} = 2.0$ mA, unless otherwise noted. Output characteristics apply to both $I_{OUT}$ and $\bar{I}_{OUT}$ .)

Parameter	Symbol	Conditions	All Grades Typical	Units
Reference Input Slew Rate	dI/dt		8	mA/ $\mu$ s
Propagation Delay	$t_{PLH}, t_{PHL}$	$T_A = 25^\circ C$ , Any Bit	35	ns
Settling Time	$t_S$	To $\pm 1/2$ LSB, All Bits Switched ON or OFF, $T_A = 25^\circ C$	85	ns

## NOTES

For DAC08NT & GT  $25^\circ C$  characteristics, see DAC08N & G characteristics respectively.  
Specifications subject to change without notice

ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

## Operating Temperature

DAC08AQ, Q	.....	-55°C to +125°C
DAC08HQ, EQ, CQ, HP, EP, CP, CS	.....	0°C to +70°C
Junction Temperature ( $T_J$ )	.....	-65°C to +150°C
Storage Temperature Q Package	.....	-65°C to +150°C
Storage Temperature P Package	.....	-65°C to +125°C
Lead Temperature (Soldering, 60 sec)	.....	300°C
V+ Supply to V- Supply	.....	36 V
Logic Inputs	.....	V- to V+ plus 36 V
$V_{LC}$	.....	V- to V+
Analog Current Outputs (at $V_S = 15$ V)	.....	4.25 mA
Reference Input ( $V_{14}$ to $V_{15}$ )	.....	V- to V+
Reference Input Differential Voltage ( $V_{14}$ to $V_{15}$ )	.....	$\pm 18$ V
Reference Input Current ( $I_{14}$ )	.....	5.0 mA

Package Type	$\theta_{JA}$ <sup>2</sup>	$\theta_{JC}$	Units
16-Pin Hermetic DIP (Q)	100	16	°C/W
16-Pin Plastic DIP (P)	82	39	°C/W
20-Contact LCC (RC)	76	36	°C/W
16-Pin SO (S)	111	35	°C/W

## NOTES

<sup>1</sup>Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

<sup>2</sup> $\theta_{JA}$  is specified for worst case mounting conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for cerdip, P-DIP, and LCC packages;  $\theta_{JA}$  is specified for device soldered to printed circuit board for SO package.

ORDERING GUIDE<sup>1</sup>

NL	16-Pin Dual-In-Line Package			Operating Temperature Range
	Hermetic	Plastic	LCC	
0.1%	DAC08AQ <sup>2</sup> DAC08HQ	DAC08HP		MIL COM
0.19%	DAC08Q <sup>2</sup> DAC08EQ	DAC08EP	DAC08RC/883	MIL COM
0.39%	DAC08CQ	DAC08CP DAC08CS <sup>3</sup>		COM COM




## NOTES

<sup>1</sup>Burn-in is available on commercial and industrial temperature range parts in cerdip, plastic DIP, and TO-can packages.

<sup>2</sup>For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

<sup>3</sup>For availability and burn-in information on SO and PLCC packages, contact your local sales office.

## PIN CONNECTIONS

16-Pin Dual-In-Line Package  
(Q Suffix)16-Lead SO  
(S Suffix)DAC08RC/883 20-Lead LCC  
(RC Suffix)

# DAC08

## WAFER TEST LIMITS (@ $V_S = \pm 15$ V, $I_{REF} = 2.0$ mA, $T_A = 125^\circ\text{C}$ for DAC08NT, DAC08GT devices; $T_A = 25^\circ\text{C}$ for DAC08N, DAC08G and DAC08GR devices, unless otherwise noted. Output characteristics apply to both $I_{OUT}$ and $\bar{I}_{OUT}$ .)


Parameter	Symbol	Conditions	DAC08NT Limit	DAC08N Limit	DAC08GT Limit	DAC08G Limit	DAC08GR Limit	Units
Resolution			8	8	8	8	8	Bits min
Monotonicity			8	8	8	8	8	Bits min
Nonlinearity	NL		$\pm 0.1$	$\pm 0.1$	$\pm 0.19$	$\pm 0.19$	$\pm 0.39$	% FS max
Output Voltage Compliance	$V_{OC}$	Full-Scale Current Change < 1/2 LSB	+18 -10	+18 -10	+18 -10	+18 -10	+18 -10	V max V min
Full-Scale Current	$I_{FS4}$ or $I_{FS2}$	$V_{REF} = 10.000$ V $R_{14}, R_{15} = 5.000$ k $\Omega$	2.04	2.04	2.04	2.04	2.04	mA max mA min
Full-Scale Symmetry	$I_{FSS}$		$\pm 8$	$\pm 8$	$\pm 8$	$\pm 8$	$\pm 16$	$\mu\text{A}$ max
Zero-Scale Current	$I_{ZS}$		2	2	4	4	4	$\mu\text{A}$ max
Output Current Range	$I_{FS1}$	$V_- = -10$ V, $V_{REF} = +15$ V $V_- = -12$ V, $V_{REF} = +25$ V $R_{14}, R_{15} = 5.000$ k $\Omega$	2.1 4.2	2.1 4.2	2.1 4.2	2.1 4.2	2.1 4.2	mA min
Logic Input "0"	$V_{IL}$		0.8	0.8	0.8	0.8	0.8	V max
Logic Input "1"	$V_{IH}$		2	2	2	2	2	V min
Logic Input Current		$V_{LC} = 0$ V						
Logic "0"	$I_{IL}$	$V_{IN} = -10$ V to +0.8 V	$\pm 10$	$\pm 10$	$\pm 10$	$\pm 10$	$\pm 10$	$\mu\text{A}$ max
Logic "1"	$I_{IH}$	$V_{IN} = 2.0$ V to 18 V	$\pm 10$	$\pm 10$	$\pm 10$	$\pm 10$	$\pm 10$	$\mu\text{A}$ max
Logic Input Swing	$V_{IS}$	$V_- = -15$ V	+18 -10	+18 -10	+18 -10	+18 -10	+18 -10	V max V min
Reference Bias Current	$I_{15}$		-3	-3	-3	-3	-3	$\mu\text{A}$ max
Power Supply Sensitivity	$PSSI_{FS+}$ $PSSI_{FS-}$	$V_+ = 4.5$ V to 18 V $V_- = -4.5$ V to -18 V $I_{REF} = 1.0$ mA	0.01	0.01	0.01	0.01	0.01	% FS/% V max
Power Supply Current	$I_+$	$V_S = \pm 15$ V $I_{REF} \leq 2.0$ mA	3.8 -7.8	3.8 -7.8	3.8 -7.8	3.8 -7.8	3.8 -7.8	mA max $\mu\text{A}$ max
Power Dissipation	$P_d$	$V_S = \pm 15$ V $I_{REF} \leq 2.0$ mA	174	174	174	174	174	mW max

### NOTE

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

### DICE CHARACTERISTICS

(+125°C Tested Dice Available)






Figure 1. Pulsed Reference Operation




Figure 2. Burn-in Circuit




Figure 3. Fast Pulsed Reference Operation




Figure 4. True and Complimentary Output Operation




Figure 5. LSB Switching




Figure 6. Full-Scale Settling Time

# DAC08—Typical Performance Characteristics




Figure 7. Full-Scale Current vs. Reference Current




Figure 8. LSB Propagation Delay vs.  $I_{FS}$




Figure 9. Reference Input Frequency Response




Figure 10. Reference Amp Common-Mode Range




Figure 11. Logic Input Current vs. Input Voltage




Figure 12.  $V_{TH}-V_{LC}$  vs. Temperature




Figure 13. Output Current vs. Output Voltage (Output Voltage Compliance)




Figure 14. Output Voltage Compliance vs. Temperature




Figure 15. Bit Transfer Characteristics













## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


N-16



Q-16



SO-16



E-20

