# **Instruction Set Nomenclature:**

Status Register (SREG):

SREG: Status register

C: Carry flag in status register
Z: Zero flag in status register
N: Negative flag in status register
V: Twos complement overflow indicator

S:  $N \oplus V$ , For signed tests

H: Half Carry flag in the status register

T: Transfer bit used by BLD and BST instructions

I: Global interrupt enable/disable flag

Registers and operands:

Rd: Destination (and source) register in the register file

Rr: Source register in the register file
R: Result after instruction is executed
K: Constant literal or byte data (8 bit)

k: Constant address data for program counterb: Bit in the register file or I/O register (3 bit)

s: Bit in the status register (3 bit)

X,Y,Z: Indirect address register (X=R27:R26,

Y=R29:R28 and Z=R31:R30)

P: I/O port address

q: Displacement for direct addressing (6 bit)

I/O Registers

RAMPX, RAMPY, RAMPZ: Registers concatenated with the X, Y and Z registers enabling indirect addressing of the whole SRAM area on MCUs with more than 64K bytes SRAM.

Stack:

STACK:Stack for return address and pushed registers

SP: Stack Pointer to STACK

Flags:

⇔: Flag affected by instruction0: Flag cleared by instruction

1: Flag set by instruction

-: Flag not affected by instruction

# **Conditional Branch Summary**

Test	Boolean	Mnemonic	Complementary	Boolean	Mnemonic	Comment
Rd > Rr	Z•(N ⊕ V) = 0	BRLT*	Rd ≤ Rr	Z+(N ⊕ V) = 1	BRGE*	Signed
Rd ≥ Rr	(N ⊕ V) = 0	BRGE	Rd < Rr	(N ⊕ V) = 1	BRLT	Signed
Rd = Rr	Z = 1	BREQ	Rd ≠ Rr	Z = 0	BRNE	Signed
Rd≤Rr	Z+(N ⊕ V) = 1	BRGE*	Rd > Rr	Z₁(N ⊕ V) = 0	BRLT*	Signed
Rd < Rr	(N ⊕ V) = 1	BRLT	Rd ≥ Rr	(N ⊕ V) = 0	BRGE	Signed
Rd > Rr	C + Z = 0	BRLO*	Rd≤Rr	C + Z = 1	BRSH*	Unsigned
Rd ≥ Rr	C = 0	BRSH/BRCC	Rd < Rr	C = 1	BRLO/BRCS	Unsigned
Rd = Rr	Z = 1	BREQ	Rd ≠ Rr	Z = 0	BRNE	Unsigned
Rd≤Rr	C + Z = 1	BRSH*	Rd > Rr	C + Z = 0	BRLO*	Unsigned
Rd < Rr	C = 1	BRLO/BRCS	Rd ≥ Rr	C = 0	BRSH/BRCC	Unsigned
Carry	C = 1	BRCS	No carry	C = 0	BRCC	Simple
Negative	N = 1	BRMI	Positive	N = 0	BRPL	Simple
Overflow	V = 1	BRVS	No overflow	V = 0	BRVC	Simple
Zero	Z = 1	BREQ	Not zero	Z = 0	BRNE	Simple

<sup>\*</sup> Interchange Rd and Rr in the operation before the test. i.e. CP Rd,Rr  $\rightarrow$  CP Rr,Rd





# **Complete Instruction Set Summary**

Mnemonics	Operands	Description	Operation	Flags	#Clock Note
ARITHMETI	C AND LOGIC	INSTRUCTIONS	<u> </u>	<b>-</b>	- I
ADD	Rd, Rr	Add without Carry	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rd, K	Add Immediate to Word	$Rd+1:Rd \leftarrow Rd+1:Rd + K$	Z,C,N,V	2
SUB	Rd, Rr	Subtract without Carry	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Immediate	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract Immediate with Carry	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rd, K	Subtract Immediate from Word	Rd+1:Rd ← Rd+1:Rd - K	Z,C,N,V	2
AND	Rd, Rr	Logical AND	$Rd \leftarrow Rd$ . $Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND with Immediate	$Rd \leftarrow Rd \cdot K$	Z,N,V	1
OR	Rd, Rr	Logical OR	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR with Immediate	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← \$FF - Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 - Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \cdot (\$FFh - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd - 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \cdot Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← \$FF	None	1
СР	Rd,Rr	Compare	Rd - Rr	Z,C,N,V,H,	1
CPC	Rd,Rr	Compare with Carry	Rd - Rr - C	Z,C,N,V,H	1
CPI	Rd,K	Compare with Immediate	Rd - K	Z,C,N,V,H	1

<sup>√)</sup> Not available in base-line microcontrollers

(continued)

# Complete Instruction Set Summary (continued)

Mnemonics	Operands	Description	Operation	Flags	#Clock Note
BRANCH INS	STRUCTIONS			1	<b>.</b>
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Jump	PC ← k	None	3
RCALL	k	Relative Call Subroutine	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Call Subroutine	PC ← k	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	I	4
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register Set	if (Rr(b)=1) PC $\leftarrow$ PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if(I/O(P,b)=0) PC $\leftarrow$ PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register Set	If(I/O(P,b)=1) PC← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if $(N = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N $\oplus$ V= 0) then PC $\leftarrow$ PC+ k + 1	None	1/2
BRLT	k	Branch if Less Than, Signed	if (N $\oplus$ V= 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRIE	k	Branch if Interrupt Enabled	if ( I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if ( I = 0) then PC ← PC + k + 1	None	1/2

(continued)





# Complete Instruction Set Summary (continued)

Mnemonics	Operands	Description	Operation	Flags	#Clock Note						
DATA TRAN	DATA TRANSFER INSTRUCTIONS										
MOV	Rd, Rr	Copy Register	$Rd \leftarrow Rr$	None	1						
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1						
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	3						
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2						
LD	Rd, X+	Load Indirect and Post-Increment	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2						
LD	Rd, -X	Load Indirect and Pre-Decrement	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$	None	2						
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2						
LD	Rd, Y+	Load Indirect and Post-Increment	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2						
LD	Rd, -Y	Load Indirect and Pre-Decrement	$Y \leftarrow Y - 1$ , $Rd \leftarrow (Y)$	None	2						
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2						
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2						
LD	Rd, Z+	Load Indirect and Post-Increment	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2						
LD	Rd, -Z	Load Indirect and Pre-Decrement	$Z \leftarrow Z - 1$ , $Rd \leftarrow (Z)$	None	2						
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2						
STS	k, Rr	Store Direct to SRAM	$Rd \leftarrow (k)$	None	3						
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2						
ST	X+, Rr	Store Indirect and Post-Increment	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2						
ST	-X, Rr	Store Indirect and Pre-Decrement	$X \leftarrow X - 1$ , $(X) \leftarrow Rr$	None	2						
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2						
ST	Y+, Rr	Store Indirect and Post-Increment	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2						
ST	-Y, Rr	Store Indirect and Pre-Decrement	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2						
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2						
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2						
ST	Z+, Rr	Store Indirect and Post-Increment	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2						
ST	-Z, Rr	Store Indirect and Pre-Decrement	$Z \leftarrow Z - 1$ , $(Z) \leftarrow Rr$	None	2						
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2						
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3						
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1						
OUT	P, Rr	Out Port	P ← Rr	None	1						
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2						
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2						

(continued)

# Complete Instruction Set Summary (continued)

Mnemonics	Operands	Description	Operation	Flags	#Clock Note
BIT AND BIT	T-TEST INSTR	UCTIONS			
LSL	Rd	Logical Shift Left	$Rd(n+1)\leftarrow Rd(n), Rd(0)\leftarrow 0, C\leftarrow Rd(7)$	Z,C,N,V,H	1
LSR	Rd	Logical Shift Right	$Rd(n)\leftarrow Rd(n+1), Rd(7)\leftarrow 0, C\leftarrow Rd(0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V,H	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftrightarrow Rd(74)$	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
SBI	P, b	Set Bit in I/O Register	I/O(P, b) ← 1	None	2
CBI	P, b	Clear Bit in I/O Register	I/O(P, b) ← 0	None	2
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	I	1
CLI		Global Interrupt Disable	I ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Two's Complement Overflow	V ← 1	V	1
CLV		Clear Two's Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR)	None	1





# **ADC - Add with Carry**

### Description:

Adds two registers and the contents of the C flag and places the result in the destination register Rd.

## Operation:

(i)  $Rd \leftarrow Rd + Rr + C$ 

# 16 bit Opcode:

0001	11rd	dddd	rrrr

# Status Register (SREG) Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	${f Z}$	C
_	_	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

H:  $Rd3 \bullet Rr3 + Rr3 + \overline{R3} \bullet Rd3$ 

Set if there was a carry from bit 3; cleared otherwise

S:  $N \oplus V$ , For signed tests.

V:  $Rd7 \bullet Rr7 \bullet \overline{R7} + \overline{Rd7} \bullet \overline{Rr7} \bullet R7$ 

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: Rd7• Rr7• Rr7 • R7 • R7 • Rd7

Set if the result is \$00; cleared otherwise.

C:  $Rd7 \bullet Rr7 + Rr7 \bullet \overline{R7} + \overline{R7} \bullet Rd7$ 

Set if there was carry from the MSB of the result; cleared otherwise.

R (Result) equals Rd after the operation.

## Example:

; Add R1:R0 to R3:R2 add r2,r0 ; Add low byte adc r3,r1 ; Add with carry high byte

Words: 1 (2 bytes)

# **ADD - Add without Carry**

# **Description:**

Adds two registers without the C flag and places the result in the destination register Rd.

### Operation:

(i)  $Rd \leftarrow Rd + Rr$ 

## 16 bit Opcode:

0000	11rd	dddd	rrrr
------	------	------	------

# Status Register (SREG) and Boolean Formulae:

	I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C	
ſ	-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	

H:  $Rd3 \bullet Rr3 + Rr3 + \overline{R3} \bullet Rd3$ 

Set if there was a carry from bit 3; cleared otherwise

S:  $N \oplus V$ , For signed tests.

V:  $Rd7 \bullet Rr7 \bullet \overline{R7} + \overline{Rd7} \bullet \overline{Rr7} \bullet R7$ 

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4 •R3 •R2 •R1 •R0

Set if the result is \$00; cleared otherwise.

C: Rd7 •Rr7 +Rr7 •<del>R7</del> +<del>R7</del> •Rd7

Set if there was carry from the MSB of the result; cleared otherwise.

R (Result) equals Rd after the operation.

#### Example:

```
add r1,r2 ; Add r2 to r1 (r1=r1+r2)
add r28,r28 ; Add r28 to itself (r28=r28+r28)
```

Words: 1 (2 bytes)





# **ADIW - Add Immediate to Word**

### Description:

Adds an immediate value (0-63) to a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

## Operation:

(i)  $Rdh:Rdl \leftarrow Rdh:Rdl + K$ 

## 16 bit Opcode:

1001	0110	KKdd	KKKK
------	------	------	------

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	${f Z}$	C
-	-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

S:  $N \oplus V$ , For signed tests.

V: Rdh7 R15

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R15

Set if MSB of the result is set; cleared otherwise.

- Z: R15 •R14 •R13 •R12 •R11 •R10 •R9 •R8 •R7• R6• R5• R4• R3• R2 •R1• R0 Set if the result is \$0000; cleared otherwise.
- C: R15 Rdh7
  Set if there was carry from the MSB of the result; cleared otherwise.

R (Result) equals Rdh:Rdl after the operation (Rdh7-Rdh0 = R15-R8, Rdl7-Rdl0=R7-R0).

#### Example:

adiw r24,1 ; Add 1 to r25:r24 adiw r30,63 ; Add 63 to the Z pointer(r31:r30)

Words: 1 (2 bytes)

# **AND - Logical AND**

### **Description:**

(i)

Performs the logical AND between the contents of register Rd and register Rr and places the result in the destination register Rd.

## Operation:

(i)  $Rd \leftarrow Rd \bullet Rr$ 

Syntax:Operands:Program Counter:AND Rd,Rr $0 \le d \le 31, \ 0 \le r \le 31$  $PC \leftarrow PC + 1$ 

## 16 bit Opcode:

0010	00rd	dddd	rrrr
------	------	------	------

# Status Register (SREG) and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	${f V}$	N	${f Z}$	C
-	-	-	$\Leftrightarrow$	0	$\Leftrightarrow$	$\Leftrightarrow$	-

S:  $N \oplus V$ , For signed tests.

V: 0

Cleared

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7 •R6 •R5 •R4 •R3• R2 •R1 •R0
Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

### Example:

and r2,r3 ; Bitwise and r2 and r3, result in r2
ldi r16,1 ; Set bitmask 0000 0001 in r16
and r2,r16 ; Isolate bit 0 in r2

Words: 1 (2 bytes)





# **ANDI - Logical AND with Immediate**

### **Description:**

Performs the logical AND between the contents of register Rd and a constant and places the result in the destination register Rd.

Operation:

(i)  $Rd \leftarrow Rd \bullet K$ 

Syntax:

Operands:

**Program Counter:** 

(i) ANDI Rd,K

 $16 \le d \le 31, \ 0 \le K \le 255$ 

 $PC \leftarrow PC + 1$ 

16 bit Opcode:

0111

KKKK

dddd KKKK

# Status Register (SREG) and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	${f V}$	N	${f Z}$	C
-	-	-	$\Leftrightarrow$	0	$\Leftrightarrow$	$\Leftrightarrow$	-

S:  $N \oplus V$ , For signed tests.

V: (

Cleared

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7 •R6• R5•R4 •R3• R2• R1• R0

Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

### Example:


Words: 1 (2 bytes)

# **ASR - Arithmetic Shift Right**

## **Description:**

Shifts all bits in Rd one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C flag of the SREG. This operation effectively divides a twos complement value by two without changing its sign. The carry flag can be used to round the result.

### Operation:



Syntax: (i) ASR Rd Operands:

Program Counter: PC ← PC + 1

 $0 \le d \le 31$ 

16 bit Opcode:

1001	010d	dddd	0101

# Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	${f Z}$	C
-	-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

S:  $N \oplus V$ , For signed tests.

V: N ⊕ C (For N and C after the shift)

Set if (N is set and C is clear) or (N is clear and C is set); Cleared otherwise (for values of N and C after the shift).

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7 •R6 •R5• R4 •R3 •R2• R1• R0

Set if the result is \$00; cleared otherwise.

C: Rd0

Set if, before the shift, the LSB of Rd was set; cleared otherwise.

R (Result) equals Rd after the operation.

#### Example:

ldi r16,\$10 ; Load decimal 16 into r16
asr r16 ; r16=r16 / 2
ldi r17,\$FC ; Load -4 in r17
asr r17 ; r17=r17/2

Words: 1 (2 bytes)





# **BCLR - Bit Clear in SREG**

# Description:

Clears a single flag in SREG.

# Operation:

(i) SREG(s)  $\leftarrow$  0

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

# 16 bit Opcode:

1001	0100	1sss	1000

# Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	Z	C	
$\Leftrightarrow$								

I: 0 if s = 7; Unchanged otherwise.

T: 0 if s = 6; Unchanged otherwise.

H: 0 if s = 5; Unchanged otherwise.

S: 0 if s = 4; Unchanged otherwise.

V: 0 if s = 3; Unchanged otherwise.

N: 0 if s = 2; Unchanged otherwise.

Z: 0 if s = 1; Unchanged otherwise.

C: 0 if s = 0; Unchanged otherwise.

#### Example:

bclr 0 ; Clear carry flag
bclr 7 ; Disable interrupts

Words: 1 (2 bytes)

# BLD - Bit Load from the T Flag in SREG to a Bit in Register.

# Description:

(i)

Copies the T flag in the SREG (status register) to bit b in register Rd.

Operation:

BLD Rd,b

(i)  $Rd(b) \leftarrow T$ 

Syntax: Operands:

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

16 bit Opcode:

1111	1004	4444	Obbb
<b>TTTT</b>	1000	aaaa	dddu

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

 $0 \leq d \leq 31, \ 0 \leq b \leq 7$ 

## Example:

; Copy bit

bst r1,2 ; Store bit 2 of r1 in T flag
bld r0,4 ; Load T flag into bit 4 of r0

Words: 1 (2 bytes)





# **BRBC - Branch if Bit in SREG is Cleared**

## **Description:**

(i)

Conditional relative branch. Tests a single bit in SREG and branches relatively to PC if the bit is cleared. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form.

### Operation:

(i) If SREG(s) = 0 then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 

Syntax: Operands:

Program Counter: PC ← PC + k + 1

BRBC s,k  $0 \le s \le 7, -64 \le k \le +63$ 

PC ← PC + 1, if condition is false

16 bit Opcode:

1111 01kk kkkk ksss
---------------------

# Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	C
-	-	-	-	-	-	-	-

### Example:

. . .

Words: 1 (2 bytes)

# BRBS - Branch if Bit in SREG is Set

#### **Description:**

Conditional relative branch. Tests a single bit in SREG and branches relatively to PC if the bit is set. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form.

### Operation:

(i) If SREG(s) = 1 then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 

Syntax: Operands:

Program Counter: PC ← PC + k + 1

BRBS s,k

(i)

 $0 \le s \le 7$ ,  $-64 \le k \le +63$ 

PC ← PC + 1, if condition is false

16 bit Opcode:

1111	00kk	kkkk	ksss

## Status Register (SREG) and Boolean Formulae:

I	T	H	S	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

### Example:

bst r0,3; Load T bit with bit 3 of r0

brbs 6, bitset ; Branch T bit was set

. . .

Words: 1 (2 bytes)

Cycles: 1 if condition is false



# **BRCC - Branch if Carry Cleared**

#### **Description:**

(i)

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is cleared. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 0,k).

### Operation:

(i) If C = 0 then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 

Syntax: Operands: BRCC k  $-64 \le k \le +63$ 

Program Counter:  $PC \leftarrow PC + k + 1$ 

 $PC \leftarrow PC + 1$ , if condition is false

16 bit Opcode:

1111   01kk   kkkk   k000	1111	01kk	VVVVV	k000
---------------------------	------	------	-------	------

# Status Register (SREG) and Boolean Formulae:

I	T	H	S	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

## Example:

addr22,r23  $\phantom{a}$  ; Add r23 to r22

brccnocarry ; Branch if carry cleared

. . .

nocarry: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)

Cycles: 1 if condition is false

# **BRCS - Branch if Carry Set**

#### **Description:**

(i)

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is set. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 0,k).

### Operation:

(i) If C = 1 then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 

Syntax: Operands: BRCS k  $-64 \le k \le +63$ 

Program Counter:  $PC \leftarrow PC + k + 1$ 

PC ← PC + 1, if condition is false

## 16 bit Opcode:

1111	00kk	kkkk	k000
			1

## Status Register (SREG) and Boolean Formulae:

I	T	H	S	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

### Example:

cpi r26,\$56 ; Compare r26 with \$56
brcs carry ; Branch if carry set

. . .

Words: 1 (2 bytes)





# **BREQ - Branch if Equal**

## **Description:**

Conditional relative branch. Tests the Zero flag (Z) and branches relatively to PC if Z is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd was equal to the unsigned or signed binary number represented in Rr. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 1,k).

### Operation:

(i) If Rd = Rr (Z = 1) then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1

Syntax: Operands: BREQ k  $-64 \le k \le +63$ 

Program Counter:  $PC \leftarrow PC + k + 1$ 

PC ← PC + 1, if condition is false

16 bit Opcode:

1111	00kk	kkkk	k001	
------	------	------	------	--

## Status Register (SREG) and Boolean Formulae:

I	T	H	S	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

#### Example:

(i)

. . .

equal: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)

# **BRGE - Branch if Greater or Equal (Signed)**

#### **Description:**

Conditional relative branch. Tests the Signed flag (S) and branches relatively to PC if S is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the signed binary number represented in Rd was greater than or equal to the signed binary number represented in Rr. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 4,k).

### Operation:

(i) If  $Rd \ge Rr$  (N  $\oplus$  V = 0) then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 

Syntax: Operands: BRGE k  $-64 \le k \le +63$ 

Program Counter:

 $PC \leftarrow PC + k + 1$ 

 $PC \leftarrow PC + 1$ , if condition is false

16 bit Opcode:

1111	01kk	kkkk	k100
	_		

## Status Register (SREG) and Boolean Formulae:

I	T	H	S	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

#### Example:

(i)

brgegreateq ; Branch if r11 >= r12 (signed)

• •

Words: 1 (2 bytes)





# **BRHC - Branch if Half Carry Flag is Cleared**

### Description:

(i)

Conditional relative branch. Tests the Half Carry flag (H) and branches relatively to PC if H is cleared. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 5,k).

### Operation:

(i) If H = 0 then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 

Syntax: Operands: BRHC k  $-64 \le k \le +63$ 

Operands:Program Counter: $-64 \le k \le +63$ PC  $\leftarrow$  PC + k + 1

 $PC \leftarrow PC + 1$ , if condition is false

16 bit Opcode:

1111	01kk	kkkk	k101
------	------	------	------

# Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	C
-	-	-	-	-	-	-	-

### Example:

brhc hclear ; Branch if half carry flag cleared

. . .

hclear: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)

# **BRHS** - Branch if Half Carry Flag is Set

### **Description:**

(i)

Conditional relative branch. Tests the Half Carry flag (H) and branches relatively to PC if H is set. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 5,k).

### Operation:

(i) If H = 1 then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 

Syntax: Operands: BRHS k  $-64 \le k \le +63$ 

Program Counter: PC ← PC + k + 1

 $PC \leftarrow PC + 1$ , if condition is false

16 bit Opcode:

1111	00kk	kkkk	k101

# Status Register (SREG) and Boolean Formulae:

Ι	T	H	S	V	N	Z	C	
-	-	-	-	-	-	-	-	

## Example:

brhshset ; Branch if half carry flag set

. . .

hset: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)

Cycles: 1 if condition is false



# **BRID - Branch if Global Interrupt is Disabled**

### **Description:**

(i)

Conditional relative branch. Tests the Global Interrupt flag (I) and branches relatively to PC if I is cleared. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 7,k).

#### Operation:

(i) If I = 0 then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1

Syntax: Operands: BRID k  $-64 \le k \le +63$ 

Program Counter: PC ← PC + k + 1

 $PC \leftarrow PC + 1$ , if condition is false

# 16 bit Opcode:

1111	01kk	kkkk	k111	

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

## Example:

brid intdis ; Branch if interrupt disabled

. . .

Words: 1 (2 bytes)

Cycles: 1 if condition is false

# **BRIE - Branch if Global Interrupt is Enabled**

### **Description:**

(i)

Conditional relative branch. Tests the Global Interrupt flag (I) and branches relatively to PC if I is set. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 7,k).

### Operation:

(i) If I = 1 then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1

Syntax: Operands:

**Program Counter:** BRIE k  $PC \leftarrow PC + k + 1$  $-64 \le k \le +63$ 

PC ← PC + 1, if condition is false

# 16 bit Opcode:

|--|

# Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	-	-	-	-	-	-

#### Example:

brieinten ; Branch if interrupt enabled

; Branch destination (do nothing) inten: nop

Words: 1 (2 bytes)

Cycles: 1 if condition is false



# **BRLO - Branch if Lower (Unsigned)**

#### **Description:**

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned binary number represented in Rr. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 0,k).

### Operation:

(i) If Rd < Rr (C = 1) then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1

Syntax:Operands:Program Counter:BRLO k $-64 \le k \le +63$ PC  $\leftarrow$  PC + k + 1

 $PC \leftarrow PC + 1$ , if condition is false

# 16 bit Opcode:

# Status Register (SREG) and Boolean Formulae:

_	I	T	H	S	V	N	Z	C
	-	-	-	-	-	-	-	-

#### Example:

(i)

eor r19,r19 ; Clear r19 loop: inc r19 ; Increase r19

. . .

cpi r19,\$10 ; Compare r19 with \$10

Words: 1 (2 bytes)

Cycles: 1 if condition is false

# **BRLT - Branch if Less Than (Signed)**

#### **Description:**

Conditional relative branch. Tests the Signed flag (S) and branches relatively to PC if S is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the signed binary number represented in Rr. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 4,k).

### Operation:

(i) If Rd < Rr (N  $\oplus$  V = 1) then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1

Syntax: Operands: BRLT k  $-64 \le k \le +63$ 

Program Counter:  $PC \leftarrow PC + k + 1$ 

PC ← PC + 1, if condition is false

16 bit Opcode:

|--|

## Status Register (SREG) and Boolean Formulae:

I	T	H	S	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

#### Example:

(i)

cp r16,r1 ; Compare r16 to r1

brlt less ; Branch if r16 < r1 (signed)

. . .

less: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)





# **BRMI - Branch if Minus**

#### **Description:**

(i)

Conditional relative branch. Tests the Negative flag (N) and branches relatively to PC if N is set. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 2,k).

#### Operation:

(i) If N = 1 then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1

Syntax: Operands: BRMI k  $-64 \le k \le +63$ 


Program Counter:  $PC \leftarrow PC + k + 1$ 

PC ← PC + 1, if condition is false

16 bit Opcode:

1111 00kk kkkk k010
---------------------

# Status Register (SREG) and Boolean Formulae:



### Example:

subi r18,4 ; Subtract 4 from r18
brmi negative ; Branch if result negative

. . .

negative: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)

# **BRNE - Branch if Not Equal**

#### **Description:**

Conditional relative branch. Tests the Zero flag (Z) and branches relatively to PC if Z is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rr. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 1,k).

### Operation:

(i) If  $Rd \neq Rr$  (Z = 0) then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 

Syntax: Operands: BRNE k  $-64 \le k \le +63$ 

Program Counter:  $PC \leftarrow PC + k + 1$ 

PC ← PC + 1, if condition is false

16 bit Opcode:

1111	01kk	kkkk	k001

## Status Register (SREG) and Boolean Formulae:

I	T	H	S	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

#### Example:

(i)

Words: 1 (2 bytes)





# **BRPL** - Branch if Plus

#### **Description:**

(i)

Conditional relative branch. Tests the Negative flag (N) and branches relatively to PC if N is cleared. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 2,k).

#### Operation:

(i) If N = 0 then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1

Syntax: Operands: BRPL k  $-64 \le k \le +63$ 

Program Counter:  $PC \leftarrow PC + k + 1$ 

 $PC \leftarrow PC + 1$ , if condition is false

16 bit Opcode:

# Status Register (SREG) and Boolean Formulae:

I	T	H	S	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

### Example:

. . .

positive: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)

# **BRSH** - Branch if Same or Higher (Unsigned)

#### **Description:**

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is cleared. If the instruction is executed immediately after execution of any of the instructions CP, CPI, SUB or SUBI the branch will occur if and only if the unsigned binary number represented in Rd was greater than or equal to the unsigned binary number represented in Rr. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 0,k).

### Operation:

If Rd  $\geq$ Rr (C = 0) then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1 (i)

Syntax: Operands:

**Program Counter:** (i) BRSH k  $-64 \le k \le +63$  $PC \leftarrow PC + k + 1$ 

PC ← PC + 1, if condition is false

16 bit Opcode:

TIII OIRK RRRR ROOO
---------------------

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	$\mathbf{C}$
-	-	-	-	-	-	-	-

#### Example:

subi r19,4 ; Subtract 4 from r19

brsh highsm ; Branch if r19 >= 4 (unsigned)

highsm: ; Branch destination (do nothing)

Words: 1 (2 bytes)





# BRTC - Branch if the T Flag is Cleared

#### **Description:**

(i)

Conditional relative branch. Tests the T flag and branches relatively to PC if T is cleared. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 6,k).

### Operation:

(i) If T = 0 then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1


> Syntax: Operands: BRTC k

**Program Counter:**  $-64 \le k \le +63$  $PC \leftarrow PC + k + 1$ 

PC ← PC + 1, if condition is false

16 bit Opcode:

# Status Register (SREG) and Boolean Formulae:



### Example:

bst ; Store bit 5 of r3 in T flag ; Branch if this bit was cleared brtc tclear

tclear: ; Branch destination (do nothing)

Words: 1 (2 bytes)

# BRTS - Branch if the T Flag is Set

### **Description:**

(i)

Conditional relative branch. Tests the T flag and branches relatively to PC if T is set. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 6,k).

## Operation:

(i) If T = 1 then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1

Syntax: Operands: BRTS k  $-64 \le k \le +63$ 


Program Counter:  $PC \leftarrow PC + k + 1$ 

 $PC \leftarrow PC + 1$ , if condition is false

16 bit Opcode:

1111	00kk	kkkk	k110

# Status Register (SREG) and Boolean Formulae:



### Example:

. . .

tset: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)



# **BRVC - Branch if Overflow Cleared**

#### **Description:**

(i)

Conditional relative branch. Tests the Overflow flag (V) and branches relatively to PC if V is cleared. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 3,k).

#### Operation:

(i) If V = 0 then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 

Syntax: Operands: BRVC k  $-64 \le k \le +63$ 

Program Counter:  $PC \leftarrow PC + k + 1$ 

PC ← PC + 1, if condition is false

16 bit Opcode:

1111	01kk	kkkk	k011

### Status Register (SREG) and Boolean Formulae:

I	T	H	S	V	N	$\mathbf{Z}$	C
-	-	-	-	-	-	-	-

# Example:

add r3,r4; Add r4 to r3

brvc noover ; Branch if no overflow

. . .

noover: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)

Cycles: 1 if condition is false

# **BRVS - Branch if Overflow Set**

#### **Description:**

(i)

Conditional relative branch. Tests the Overflow flag (V) and branches relatively to PC if V is set. This instruction branches relatively to PC in either direction (PC-64≤destination≤PC+63). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 3,k).

### Operation:

(i) If V = 1 then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 

> Syntax: Operands: BRVS k

**Program Counter:**  $-64 \le k \le +63$  $PC \leftarrow PC + k + 1$ PC ← PC + 1, if condition is false

16 bit Opcode:

1111	00kk	kkkk	k011

# Status Register (SREG) and Boolean Formulae:

Ι	T	H	S	V	N	Z	C	
-	-	-	-	-	-	-	-	

## Example:

add r3,r4 ; Add r4 to r3 ; Branch if overflow brvs overfl

overfl: ; Branch destination (do nothing) nop

Words: 1 (2 bytes)





# **BSET - Bit Set in SREG**

# Description:

Sets a single flag or bit in SREG.

Operation:

(i) SREG(s)  $\leftarrow$  1

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

16 bit Opcode:

1001	0100	0sss	1000

# Status Register (SREG) and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C	
$\Leftrightarrow$								

I: 1 if s = 7; Unchanged otherwise.

T: 1 if s = 6; Unchanged otherwise.

H: 1 if s = 5; Unchanged otherwise.

S: 1 if s = 4; Unchanged otherwise.

V: 1 if s = 3; Unchanged otherwise.

N: 1 if s = 2; Unchanged otherwise.

Z: 1 if s = 1; Unchanged otherwise.

C: 1 if s = 0; Unchanged otherwise.

## Example:

bset 6 ; Set T flag

bset 7 ; Enable interrupt

Words: 1 (2 bytes)

# BST - Bit Store from Bit in Register to T Flag in SREG

# Description:

(i)

Stores bit b from Rd to the T flag in SREG (status register).

Operation:

 $T \leftarrow Rd(b)$ (i)

Syntax: Operands: BST Rd,b

**Program Counter:** 

 $0 \leq d \leq 31, \ 0 \leq b \leq 7$  $PC \leftarrow PC + 1$ 

16 bit Opcode:

# Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	$\mathbf{Z}$	C
-	$\Leftrightarrow$	-	-	-	-	-	-

T: 0 if bit b in Rd is cleared. Set to 1 otherwise.

Example:

; Copy bit

bst r1,2 ; Store bit 2 of r1 in T flag bld r0,4 ; Load T into bit 4 of r0

Words: 1 (2 bytes)



# **CALL - Long Call to a Subroutine**

## **Description:**

Calls to a subroutine within the entire program memory. The return address (to the instruction after the CALL) will be stored onto the stack. (See also RCALL).

Operation:

(i)  $PC \leftarrow k$  Devices with 16 bits PC, 128K bytes program memory maximum. (ii)  $PC \leftarrow k$  Devices with 22 bits PC, 8M bytes program memory maximum.

SP  $\leftarrow$  SP-2, (2 bytes, 16 bits)

(ii) CALL k  $0 \le k \le 4M$  PC  $\leftarrow$  kSTACK  $\leftarrow$  PC+2

 $SP \leftarrow SP-3$  (3 bytes, 22 bits)

32 bit Opcode:

1001	010k	kkkk	111k
kkkk	kkkk	kkkk	kkkk

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

Example:

mov r16,r0 ; Copy r0 to r16
call check ; Call subroutine
nop ; Continue (do nothing)

nop , continue (do nothing

check: cpi r16,\$42 ; Check if r16 has a special value

error

breq error ; Branch if equal

; Infinite loop

ret ; Return from subroutine

•••

Words: 2 (4 bytes)

error: rjmp

# CBI - Clear Bit in I/O Register

#### Description:

Clears a specified bit in an I/O register. This instruction operates on the lower 32 I/O registers - addresses 0-31.

Operation:

(i)  $I/O(P,b) \leftarrow 0$ 

Syntax:

Operands:

**Program Counter:** 

(i) CBI P,b

 $0 \le P \le 31, \ 0 \le b \le 7$ 

 $PC \leftarrow PC + 1$ 

16 bit Opcode:

1001	1000	pppp	pbbb

# Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	$\mathbf{C}$
-	-	-	-	-	-	-	-

Example:

cbi \$12,7

; Clear bit 7 in Port D

Words: 1 (2 bytes)

# **CBR - Clear Bits in Register**

#### **Description:**

Clears the specified bits in register Rd. Performs the logical AND between the contents of register Rd and the complement of the constant mask K. The result will be placed in register Rd.

Operation:

(i)  $Rd \leftarrow Rd \cdot (\$FF - K)$ 

Syntax: Operands:

**Program Counter:** 

(i) CBR Rd,K  $16 \le d \le 31, 0 \le K \le 255$ 

 $PC \leftarrow PC + 1$ 

**16 bit Opcode:** See ANDI with K complemented.

### Status Register (SREG) and Boolean Formulae:

I	T	H	S	$\mathbf{V}$	N	Z	C
-	-	-	$\Leftrightarrow$	0	$\Leftrightarrow$	$\Leftrightarrow$	-

S:  $N \oplus V$ , For signed tests.

V: 0

Cleared

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7 •R6 •R5• R4• R3 •R2• R1• R0

Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

### Example:

cbr r16,\$F0 ; Clear upper nibble of r16
cbr r18,1 ; Clear bit 0 in r18

Words: 1 (2 bytes)

# **CLC - Clear Carry Flag**

Description:

Clears the Carry flag (C) in SREG (status register).


Operation:

(i)  $C \leftarrow 0$ 

16 bit Opcode:

1001	0100	1000	1000

Status Register (SREG) and Boolean Formulae:



C: 0

Carry flag cleared

Example:

add r0,r0 ; Add r0 to itself clc ; Clear carry flag

Words: 1 (2 bytes)



# **CLH - Clear Half Carry Flag**

#### Description:

Clears the Half Carry flag (H) in SREG (status register).

Operation:

(i)  $H \leftarrow 0$ 

16 bit Opcode:

ń					_
	1001	0100	1101	1000	

# Status Register (SREG) and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	$\mathbf{C}$	
-	-	0	-	-	-	-	-	Ī

H: 0

Half Carry flag cleared

Example:

clh ; Clear the Half Carry flag

Words: 1 (2 bytes)

# **CLI - Clear Global Interrupt Flag**

#### Description:

Clears the Global Interrupt flag (I) in SREG (status register).

Operation:

(i)  $I \leftarrow 0$ 

(i)

Syntax:Operands:Program Counter:CLINone $PC \leftarrow PC + 1$ 

16 bit Opcode:

1001	0100	1111	1000
1001	0100		1000

# Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	Z	C
0	-	-	-	-	-	-	-

I: 0
Global Interrupt flag cleared

Example:

Words: 1 (2 bytes)



# **CLN - Clear Negative Flag**

### **Description:**

Clears the Negative flag (N) in SREG (status register).

Operation:

(i)  $N \leftarrow 0$ 

16 bit Opcode:

1001	0100	1010	1000

# Status Register (SREG) and Boolean Formulae:

I	T	H	S	V	N	Z	C
-	-	-	-	-	0	-	-

N: 0

Negative flag cleared

Example:

add r2,r3; Add r3 to r2

cln ; Clear negative flag

Words: 1 (2 bytes)

# **CLR - Clear Register**

#### **Description:**

(i)

Clears a register. This instruction performs an Exclusive OR between a register and itself. This will clear all bits in the register.

### Operation:

(i)  $Rd \leftarrow Rd \oplus Rd$ 

Syntax:Operands:Program Counter:CLR Rd $0 \le d \le 31$ PC  $\leftarrow$  PC + 1

**16 bit Opcode:** (see EOR Rd,Rd)

0010	01dd	dddd	dddd
------	------	------	------

### Status Register (SREG) and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	${f V}$	N	$\mathbf{Z}$	C	
-	-	-	0	0	0	1	-	Ì

S: 0 Cleared

V: 0

Cleared

N: 0

Cleared

Z: 1 Set

R (Result) equals Rd after the operation.

#### Example:

clr r18 ; clear r18
loop: inc r18 ; increase r18
...
cpi r18,\$50 ; Compare r18 to \$50
brne loop

Words: 1 (2 bytes)





# **CLS - Clear Signed Flag**

Description:

Clears the Signed flag (S) in SREG (status register).

Operation:

(i)  $S \leftarrow 0$ 

16 bit Opcode:

Ī	1001	0100	1100	1000

Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	-	0	-	-	-	-

S: 0

Signed flag cleared

Example:

add r2,r3 ; Add r3 to r2 cls ; Clear signed flag

Words: 1 (2 bytes)

# **CLT - Clear T Flag**

Description:

Clears the T flag in SREG (status register).

Operation:

(i)  $T \leftarrow 0$ 

 $\begin{tabular}{lll} \mbox{Syntax:} & \mbox{Operands:} & \mbox{Program Counter:} \\ \mbox{(i)} & \mbox{CLT} & \mbox{None} & \mbox{PC} \leftarrow \mbox{PC} + 1 \\ \end{tabular}$ 

16 bit Opcode:

1001	0100	1110	1000

Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	${f Z}$	C
-	0	-	-	-	-	-	-

T: 0 T flag cleared

Example:

clt ; Clear T flag

Words: 1 (2 bytes)



# **CLV - Clear Overflow Flag**

**Description:** 

Clears the Overflow flag (V) in SREG (status register).


Operation:

(i)  $V \leftarrow 0$ 

16 bit Opcode:

1001 0100 1011 1000

Status Register (SREG) and Boolean Formulae:



V: 0

Overflow flag cleared

Example:

add r2,r3; Add r3 to r2

clv ; Clear overflow flag

Words: 1 (2 bytes)

# **CLZ - Clear Zero Flag**

Description:

Clears the Zero flag (Z) in SREG (status register).

Operation:

(i)  $Z \leftarrow 0$ 

16 bit Opcode:

1001	0100	1001	1000

# Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	Z	C	
-	-	-	-	-	-	0	-	

Z: 0 Zero flag cleared

**Example:** 

add r2,r3 ; Add r3 to r2 clz ; Clear zero

Words: 1 (2 bytes)



# **COM - One's Complement**

#### **Description:**

(i)

This instruction performs a one's complement of register Rd.

Operation:

(i)  $Rd \leftarrow \$FF - Rd$ 

> Syntax: Operands: **Program Counter:** COM Rd  $0 \le d \le 31$  $PC \leftarrow PC + 1$

16 bit Opcode:

|--|

### Status Register (SREG) and Boolean Formulae:

I	T	H	S	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	-	$\Leftrightarrow$	0	$\Leftrightarrow$	$\Leftrightarrow$	1

S:  $N \oplus V$ 

For signed tests.

V:

Cleared.

N:

R7

Set if MSB of the result is set; cleared otherwise.

R7 •R6• R5• R4 •R3 •R2• R1 •R0 Z: Set if the result is \$00; Cleared otherwise.

C: 1 Set.

R (Result) equals Rd after the operation.

#### Example:

; Take one's complement of r4 com ; Branch if zero breq zero ; Branch destination (do nothing)

Words: 1 (2 bytes)

zero:

# **CP - Compare**

#### **Description:**

This instruction performs a compare between two registers Rd and Rr. None of the registers are changed. All conditional branches can be used after this instruction.

#### Operation:

(i) Rd - Rr

	Syntax:	Operands:	Program Counter:
(i)	CP Rd,Rr	$0 \le d \le 31, \ 0 \le r \le 31$	$PC \leftarrow PC + 1$

#### 16 bit Opcode:

0001	01rd	dddd	rrrr
------	------	------	------

### Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	${f Z}$	C
-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

H: Rd3 •Rr3+ Rr3 •R3 +R3• Rd3

Set if there was a borrow from bit 3; cleared otherwise

S:  $N \oplus V$ , For signed tests.

V: Rd7• Rd7 •R7+ Rd7 •Rr7 •R7

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: Rd7 •Rr7 +Rr7• R7+ R7• Rd7

Set if the result is \$00; cleared otherwise.

C: Rd7 •Rr7+ Rr7• R7 +R7• Rd7

Set if the absolute value of the contents of Rr is larger than the absolute value of Rd; cleared otherwise.

R (Result) after the operation.

### Example:

```
cp r4,r19 ; Compare r4 with r19
brne noteq ; Branch if r4 <> r19
...
noteq: nop ; Branch destination (do nothing)
```

Words: 1 (2 bytes)





# **CPC - Compare with Carry**

#### **Description:**

(i)

This instruction performs a compare between two registers Rd and Rr and also takes into account the previous carry. None of the registers are changed. All conditional branches can be used after this instruction.

#### Operation:

(i) Rd - Rr - C

Syntax:Operands:Program Counter:CPC Rd,Rr $0 \le d \le 31$ ,  $0 \le r \le 31$  $PC \leftarrow PC + 1$ 

#### 16 bit Opcode:

0000	01rd	dddd	rrrr
------	------	------	------

#### Status Register (SREG) and Boolean Formulae:

I	T	H	S	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

H: Rd3 •Rr3+ Rr3 •R3 +R3 •Rd3

Set if there was a borrow from bit 3; cleared otherwise

S:  $N \oplus V$ , For signed tests.

V: Rd7 •Rr7 • R7 + Rd7 • Rr7 •R7

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7 •R6• R5• R4 •R3 •R2 •R1• R0 •Z

Previous value remains unchanged when the result is zero; cleared otherwise.

C: Rd7 •Rr7+ Rr7• R7 +R7 •Rd7

Set if the absolute value of the contents of Rr plus previous carry is larger than the absolute value of Rd; cleared otherwise.

R (Result) after the operation.

#### Example:

```
; Compare r3:r2 with r1:r0

cp r2,r0 ; Compare low byte

cpc r3,r1 ; Compare high byte

brne noteq ; Branch if not equal

...

noteq: nop ; Branch destination (do nothing)
```

Words: 1 (2 bytes)

# **CPI - Compare with Immediate**

#### **Description:**

This instruction performs a compare between register Rd and a constant. The register is not changed. All conditional branches can be used after this instruction.

#### Operation:

(i) Rd - K

(i)

Syntax:Operands:Program Counter:CPI Rd,K $16 \le d \le 31$ ,  $0 \le K \le 255$ PC  $\leftarrow$  PC + 1

#### 16 bit Opcode:

0011	KKKK	dddd	KKKK
------	------	------	------

### Status Register (SREG) and Boolean Formulae:

I	T	H	S	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

H: Rd3 •K3+ K3• R3+ R3 •Rd3

Set if there was a borrow from bit 3; cleared otherwise

S:  $N \oplus V$ , For signed tests.

V: Rd7 •<del>K7</del> •<del>R7</del> +<del>Rd7</del> •K7 •R7

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7 •R6• R5 •R4• R3• R2 •R1 •R0

Set if the result is \$00; cleared otherwise.

C: Rd7 •K7 +K7 •R7+ R7 •Rd7

Set if the absolute value of K is larger than the absolute value of Rd; cleared otherwise.

R (Result) after the operation.

### Example:

cpi r19,3 ; Compare r19 with 3
brne error ; Branch if r19<>3
...
error: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)





# **CPSE - Compare Skip if Equal**

#### **Description:**

(i)

This instruction performs a compare between two registers Rd and Rr, and skips the next instruction if Rd = Rr.

#### Operation:

(i) If Rd = Rr then PC  $\leftarrow$  PC + 2 (or 3) else PC  $\leftarrow$  PC + 1

Syntax: Operands:

CPSE Rd,Rr  $0 \le d \le 31, 0 \le r \le 31$ 

#### **Program Counter:**

 $PC \leftarrow PC + 1$ , Condition false - no skip  $PC \leftarrow PC + 2$ , Skip a one word instruction  $PC \leftarrow PC + 3$ , Skip a two word instruction

### 16 bit Opcode:

-				
	0001	00rd	dddd	rrrr

### Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	C
-	-	-	-	-	-	-	-

#### Example:

inc r4 ; Increase r4 cpse r4,r0 ; Compare r4 to r0

neg r4 ; Only executed if r4<>r0
nop ; Continue (do nothing)

Words: 1 (2 bytes)

# **DEC - Decrement**

#### Description:

Subtracts one -1- from the contents of register Rd and places the result in the destination register Rd.

The C flag in SREG is not affected by the operation, thus allowing the DEC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned values, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

#### Operation:

(i)  $Rd \leftarrow Rd - 1$ 

Syntax: Operands: (i) DEC Rd  $0 \le d \le 31$ 

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

#### 16 bit Opcode:

1001	010d	dddd	1010
1001	0100	aaaa	1010

#### Status Register and Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	$\mathbf{Z}$	$\mathbf{C}$
-	-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	-

S:  $N \oplus V$ 

For signed tests.

V: R7 •R6 •R5 •R4• R3• R2 •R1• R0

Set if two's complement overflow resulted from the operation; cleared otherwise. Two's complement overflow occurs if and only if Rd was \$80 before the operation.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7 •R6• R5 •R4• R3• R2• R1• R0

Set if the result is \$00; Cleared otherwise.

R (Result) equals Rd after the operation.

#### **Example:**

ldi r17,\$10 ; Load constant in r17
loop: add r1,r2 ; Add r2 to r1
dec r17 ; Decrement r17
brne loop ; Branch if r17<>0
nop ; Continue (do nothing)

Words: 1 (2 bytes)



# **EOR - Exclusive OR**

#### **Description:**

(i)

Performs the logical EOR between the contents of register Rd and register Rr and places the result in the destination register Rd.

Operation:

(i)  $Rd \leftarrow Rd \oplus Rr$ 

Syntax:Operands:EOR Rd,Rr $0 \le d \le 31, 0 \le r \le 31$ 

Program Counter:

 $PC \leftarrow PC + 1$ 

16 bit Opcode:

0010 01rd dddd rrrr

### Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	Z	C
-	-	-	$\Leftrightarrow$	0	$\Leftrightarrow$	$\Leftrightarrow$	-

S:  $N \oplus V$ , For signed tests.

V: 0

Cleared

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7 •R6 •R5 •R4• R3• R2 •R1• R0

Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

Example:

eor r4,r4 ; Clear r4

eor r0,r22 ; Bitwise exclusive or between r0 and r22

Words: 1 (2 bytes)

# **ICALL - Indirect Call to Subroutine**

#### Description:

Indirect call of a subroutine pointed to by the Z (16 bits) pointer register in the register file. The Z pointer register is 16 bits wide and allows call to a subroutine within the current 64K words (128K bytes) section in the program memory space.

#### Operation:

- (i)  $PC(15-0) \leftarrow Z(15-0)$ Devices with 16 bits PC, 128K bytes program memory maximum.
- (ii)  $PC(15-0) \leftarrow Z(15-0)$ Devices with 22 bits PC, 8M bytes program memory maximum. PC(21-16) is unchanged

	Syntax:	Operands:	Program Counter:	Stack
(i)	ICALL	None	See Operation	STACK ← PC+1 SP ← SP-2 (2 bytes, 16 bits)
(ii)	ICALL	None	See Operation	STACK ← PC+1 SP ← SP-3 (3 bytes, 22 bits)

#### 16 bit Opcode:

1001	0101	XXXX	1001

### Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	C
-	-	-	-	-	-	-	-

#### Example:

mov r30,r0 ; Set offset to call table icall ; Call routine pointed to by r31:r30

Words: 1 (2 bytes)





# **IJMP - Indirect Jump**

#### **Description:**

Indirect jump to the address pointed to by the Z (16 bits) pointer register in the register file. The Z pointer register is 16 bits wide and allows jump within the current 64K words (128K bytes) section of program memory.

#### Operation:

- (i)  $PC \leftarrow Z(15 0)$  Devices with 16 bits PC, 128K bytes program memory maximum.
- (ii)  $PC(15-0) \leftarrow Z(15-0)$  Devices with 22 bits PC, 8M bytes program memory maximum. PC(21-16) is unchanged

	Syntax:	Operands:	Program Counter:	Stack
(ii)	IJMP	None	See Operation	Not Affected
(iii)	IJMP	None	See Operation	Not Affected

### 16 bit Opcode:

1001	0100	XXXX	1001
------	------	------	------

### Status Register (SREG) and Boolean Formulae:

]	I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	$\mathbf{C}$
	-	-	-	-	-	-	-	-

#### Example:

mov r30,r0 ; Set offset to jump table

ijmp ; Jump to routine pointed to by r31:r30

Words: 1 (2 bytes)

# IN - Load an I/O Port to Register

#### **Description:**

Loads data from the I/O Space (Ports, Timers, Configuration registers etc.) into register Rd in the register file.

#### Operation:

(i)  $Rd \leftarrow P$ 

16 bit Opcode:

1011	0PPd	dddd	PPPP

### Status Register (SREG) and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	$\mathbf{V}$	N	Z	C	
-	-	-	-	-	-	-	-	

#### Example:

in r25,\$16 ; Read Port B
cpi r25,4 ; Compare read value to constant
breq exit ; Branch if r25=4

breq exit , Branch ii 125=4

• •

exit: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)





# **INC** - Increment

#### **Description:**

Adds one -1- to the contents of register Rd and places the result in the destination register Rd.

The C flag in SREG is not affected by the operation, thus allowing the INC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned numbers, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

#### Operation:

(i)  $Rd \leftarrow Rd + 1$ 

16 bit Opcode:

1001	010d	dddd	0011
------	------	------	------

### Status Register and Boolean Formulae:

I	T	H	$\mathbf{S}$	V	N	$\mathbf{Z}$	C
-	-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	-

S:  $N \oplus V$ 

For signed tests.

V: R7 •R6 •R5 •R4 •R3• R2 •R1 •R0

Set if two's complement overflow resulted from the operation; cleared otherwise. Two's complement overflow occurs if and only if Rd was \$7F before the operation.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7 •R6 •R5 •R4•R3 •R2• R1• R0

Set if the result is \$00; Cleared otherwise.

R (Result) equals Rd after the operation.

#### Example:

```
clr r22 ; clear r22
loop: inc r22 ; increment r22
...
cpi r22,$4F ; Compare r22 to $4f
brne loop ; Branch if not equal
nop ; Continue (do nothing)
```

Words: 1 (2 bytes)

Cycles: 1

6-58

# JMP - Jump

#### Description:

Jump to an address within the entire 4M (words) program memory. See also RJMP.

#### Operation:

(i)  $PC \leftarrow k$ 

	Syntax:	Operands:	Program Counter:	Stack
(i)	JMP k	$0 \le k \le 4M$	$PC \leftarrow k$	Unchanged

### 32 bit Opcode:

1001	010k	kkkk	110k
kkkk	kkkk	kkkk	kkkk

# Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

# Example:

mov r1,r0 ; Copy r0 to r1
jmp farplc ; Unconditional jump
...
farplc: nop ; Jump destination (do nothing)

Words: 2 (4 bytes)



# LD - Load Indirect from SRAM to Register using Index X

#### **Description:**

Loads one byte indirect from SRAM to register. The SRAM location is pointed to by the X (16 bits) pointer register in the register file. Memory access is limited to the current SRAM page of 64K bytes. To access another SRAM page the RAMPX in register in the I/O area has to be changed.

The X pointer register can either be left unchanged after the operation, or it can be incremented or decremented. These features are especially suited for accessing arrays, tables, and stack pointer usage of the X pointer register.

#### Using the X pointer:

	Operation:	Comment:	
(i)	$Rd \leftarrow (X)$		X: Unchanged
(ii)	$Rd \leftarrow (X)$	X ← X + 1	X: Post incremented
(iii)	$X \leftarrow X - 1$	$Rd \leftarrow (X)$	X: Pre decremented
	Syntax:	Operands:	Program Counter:
(i)	Syntax: LD Rd, X	<b>Operands:</b> 0 ≤ d ≤ 31	Program Counter: PC ← PC + 1
(i) (ii)	•	•	<del>-</del>
. ,	LD Rd, X	0 ≤ d ≤ 31	PC ← PC + 1

### 16 bit Opcode:

(i)	1001	000d	dddd	1100
(ii)	1001	000d	dddd	1101
(iii)	1001	000d	dddd	1110

#### Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	$\mathbf{Z}$	C
-	-	-	-	-	-	-	-

#### Example:

```
; Clear X high byte
clr r27
ldi r26,$20
                  ; Set X low byte to $20
ld
    r0,X+
                  ; Load r0 with SRAM loc. $20(X post inc)
ld
    r1,X
                  ; Load r1 with SRAM loc. $21
ldi r26,$23
                   ; Set X low byte to $23
ld
   r2,X
                   ; Load r2 with SRAM loc. $23
ld
     r3,-X
                   ; Load r3 with SRAM loc. $22(X pre dec)
```

Words: 1 (2 bytes)

# LD (LDD) - Load Indirect from SRAM to Register using Index Y

#### **Description:**

Loads one byte indirect with or without displacement from SRAM to register. The SRAM location is pointed to by the Y (16 bits) pointer register in the register file. Memory access is limited to the current SRAM page of 64K bytes. To access another SRAM page the RAMPY register in the I/O area has to be changed.

The Y pointer register can either be left unchanged after the operation, or it can be incremented or decremented. These features are especially suited for accessing arrays, tables, and stack pointer usage of the Y pointer register.

#### Using the Y pointer:

#### Operation:

(i)	$Rd \leftarrow (Y)$	
(ii)	$Rd \leftarrow (Y)$	$Y \leftarrow Y + 1$
(iii)	$Y \leftarrow Y - 1$	$Rd \leftarrow (Y)$

(iiii)  $Rd \leftarrow (Y+q)$ 

# Syntax: Operands: $D Rd, Y 0 \le d \le 31$

(i) LD Rd, Y  $0 \le d \le 31$ (ii) LD Rd, Y+  $0 \le d \le 31$ (iii) LD Rd,-Y  $0 \le d \le 31$ 

(iii) LDD Rd, Y+q  $0 \le d \le 31$ ,  $0 \le q \le 63$ 

#### 16 bit Opcode:

(i)	1000	000d	dddd	1000
(ii)	1001	000d	dddd	1001
(iii)	1001	000d	dddd	1010
(iiii)	10q0	qq0d	dddd	1qqq

#### Comment:

Y: Unchanged Y: Post incremented

Y: Pre decremented

Y: Unchanged, q: Displacement

#### **Program Counter:**

 $PC \leftarrow PC + 1$   $PC \leftarrow PC + 1$   $PC \leftarrow PC + 1$   $PC \leftarrow PC + 1$ 

Status Register	(SREG	) and Boolean	Formulae:
-----------------	-------	---------------	-----------

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

#### Example:

clr r29 ; Clear Y high byte ldi r28,\$20 ; Set Y low byte to \$20 14 r0,Y+ ; Load r0 with SRAM loc. \$20(Y post inc) 14 r1,Y ; Load rl with SRAM loc. \$21 ldi r28,\$23 ; Set Y low byte to \$23 14 r2.Y ; Load r2 with SRAM loc. \$23 ld r3,-Y ; Load r3 with SRAM loc. \$22(Y pre dec) 1dd r4,Y+2; Load r4 with SRAM loc. \$24

Words: 1 (2 bytes)





# LD (LDD) - Load Indirect From SRAM to Register using Index Z

#### **Description:**

Loads one byte indirectly with or without displacement from SRAM to register. The SRAM location is pointed to by the Z (16 bits) pointer register in the register file. Memory access is limited to the current SRAM page of 64K bytes. To access another SRAM page the RAMPZ register in the I/O area has to be changed.

The Z pointer register can either be left unchanged after the operation, or it can be incremented or decremented. These features are especially suited for stack pointer usage of the Z pointer register, however because the Z pointer register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y pointer as a dedicated stack pointer.

For using the Z pointer for table lookup in program memory see the LPM instruction.

#### Using the Z pointer:

(i) (ii) (iii) (iiii)	Operation: $Rd \leftarrow (Z)$ $Rd \leftarrow (Z)$ $Z \leftarrow Z - 1$ $Rd \leftarrow (Z+q)$	Comment: $Z \leftarrow Z + 1$ $Rd \leftarrow (Z)$	Z: Unchanged Z: Post increment Z: Pre decrement Z: Unchanged, q: Displacement
(i) (ii) (iii) (iiii)	Syntax: LD Rd, Z LD Rd, Z+ LD Rd,-Z LDD Rd, Z+q	Operands: $0 \le d \le 31$ , $0 \le d \le 31$ , $0 \le d \le 31$	Program Counter: $PC \leftarrow PC + 1$ $PC \leftarrow PC + 1$ $PC \leftarrow PC + 1$ $PC \leftarrow PC + 1$

#### 16 bit Opcode:

(i)	1000	000d	dddd	0000
(ii)	1001	000d	dddd	0001
(iii)	1001	000d	dddd	0010
(iiii)	10q0	qq0d	dddd	0qqq

### Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	-	-	-	-	-	-

#### Example:

```
clr r31
               ; Clear Z high byte
ldi r30,$20
               ; Set Z low byte to $20
ld
     r0,Z+
               ; Load r0 with SRAM loc. $20(Z post inc)
ld
     r1,Z
                ; Load rl with SRAM loc. $21
ldi r30,$23
              ; Set Z low byte to $23
ld
     r2,Z
               ; Load r2 with SRAM loc. $23
ld
     r3,-Z
               ; Load r3 with SRAM loc. $22(Z pre dec)
ldd r4,Z+2
               ; Load r4 with SRAM loc. $24
```

Words: 1 (2 bytes)

# **LDI - Load Immediate**

### Description:

Loads an 8 bit constant directly to register 16 to 31.

### Operation:

(i)  $Rd \leftarrow K$ 

	Syntax:	Operands:	Program Counter:
(i)	LDI Rd,K	$16 \le d \le 31, \ 0 \le K \le 255$	$PC \leftarrow PC + 1$

### 16 bit Opcode:

1110	KKKK	dddd	KKKK
------	------	------	------

# Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	V	N	Z	C
-	-	-	-	-	-	-	-

#### Example:

Words: 1 (2 bytes)



# **LDS - Load Direct from SRAM**

#### **Description:**

Loads one byte from the SRAM to a Register. A 16-bit address must be supplied. Memory access is limited to the current SRAM Page of 64K bytes. The LDS instruction uses the RAMPZ register to access memory above 64K bytes.

#### Operation:

(i)  $Rd \leftarrow (k)$ 

(i)

Syntax:Operands:Program Counter:LDS Rd,k $0 \le d \le 31$ ,  $0 \le k \le 65535$  $PC \leftarrow PC + 2$ 

#### 32 bit Opcode:

1001	000d	dddd	0000
kkkk	kkkk	kkkk	kkkk

### Status Register (SREG) and Boolean Formulae:

I	T	H	S	V	N	$\mathbf{Z}$	C
-	-	-	-	-	-	-	-

#### Example:

lds r2,\$FF00 ; Load r2 with the contents of SRAM location \$FF00 add r2,r1 ; add r1 to r2 sts \$FF00,r2 ; Write back

Words: 2 (4 bytes)

# **LPM - Load Program Memory**

#### **Description:**

(i)

(i)

Loads one byte pointed to by the Z register into register 0 (R0). This instruction features a 100% space effective constant initialization or constant data fetch. The program memory is organized in 16 bits words and the LSB of the Z (16 bits) pointer selects either low byte (0) or high byte (1). This instruction can address the first 64K bytes (32K words) of program memory.

Operation:

 $R0 \leftarrow (Z)$ 

Comment:

Z points to program memory

Syntax: LPM **Operands:** None

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

16 bit Opcode:

1001	0101	110X	1000

### Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	-	-	-	-	-	-

#### Example:

lpm ; Load constant from program

; memory pointed to by Z (r31:r30)

Words: 1 (2 bytes)




# **LSL - Logical Shift Left**

#### **Description:**

Shifts all bits in Rd one place to the left. Bit 0 is cleared. Bit 7 is loaded into the C flag of the SREG. This operation effectively multiplies an unsigned value by two.

#### Operation:

(i)



Syntax: (i) LSL Rd

Operands:  $0 \le d \le 31$ 

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

16 bit Opcode: (see ADD Rd,Rd)

### Status Register (SREG) and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	${f V}$	N	${f Z}$	$\mathbf{C}$
-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

H: Rd3

S:  $N \oplus V$ , For signed tests.

V: N ⊕ C (For N and C after the shift)

Set if (N is set and C is clear) or (N is clear and C is set); Cleared otherwise (for values of N and C after the shift).

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4• R3 •R2• R1• R0

Set if the result is \$00; cleared otherwise.

C: Rd7

Set if, before the shift, the MSB of Rd was set; cleared otherwise.

R (Result) equals Rd after the operation.

#### Example:

add r0,r4 ; Add r4 to r0 lsl r0 ; Multiply r0 by 2


Words: 1 (2 bytes)

# **LSR - Logical Shift Right**

#### **Description:**

Shifts all bits in Rd one place to the right. Bit 7 is cleared. Bit 0 is loaded into the C flag of the SREG. This operation effectively divides an unsigned value by two. The C flag can be used to round the result.

#### Operation:



Syntax: (i)

Operands:

**Program Counter:** 

LSR Rd

 $0 \le d \le 31$ 

 $PC \leftarrow PC + 1$ 

16 bit Opcode:

1001	010d	dddd	0110
------	------	------	------

### Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	${f Z}$	$\mathbf{C}$
-	-	-	⇔	⇔	0	⇔	⇔

S:  $N \oplus V$ , For signed tests.

V: N ⊕ C (For N and C after the shift)

Set if (N is set and C is clear) or (N is clear and C is set); Cleared otherwise (for values of N and C after the shift).

N: 0

Z: R7• R6 •R5• R4• R3 •R2• R1• R0

Set if the result is \$00; cleared otherwise.

C: Rd0

Set if, before the shift, the LSB of Rd was set; cleared otherwise.

R (Result) equals Rd after the operation.

### Example:

; Add r4 to r0 add r0,r4 r0 ; Divide r0 by 2 lsr

Words: 1 (2 bytes)





# **MOV - Copy Register**

#### **Description:**

This instruction makes a copy of one register into another. The source register Rr is left unchanged, while the destination register Rd is loaded with a copy of Rr.

Operation:

(i)  $Rd \leftarrow Rr$ 

(i)

Syntax: Operands: MOV Rd,Rr  $0 \le d \le 31, 0 \le r \le 31$ 


**Program Counter:** 

 $PC \leftarrow PC + 1$ 

16 bit Opcode:

0010	11rd	dddd	rrrr
------	------	------	------

### Status Register (SREG) and Boolean Formulae:



Example:

mov r16,r0 ; Copy r0 to r16 call check ; Call subroutine

. . .

check: cpi r16,\$11 ; Compare r16 to \$11

. . .


ret ; Return from subroutine

Words: 1 (2 bytes)

# **MUL - Multiply**

#### **Description:**

This instruction performs 8-bit x 8-bit → 16-bit unsigned multiplication.



The multiplicand Rr and the multiplier Rd are two registers. The 16-bit product is placed in R1 (high byte) and R0 (low byte). Note that if the multiplicand and the multiplier is selected from R0 or R1 the result will overwrite those after multiplication.

### Operation:

(i)  $R1,R0 \leftarrow Rr \times Rd$ 

Syntax: Operands: P (i) MUL Rd,Rr  $0 \le d \le 31, 0 \le r \le 31$ 

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

16 bit Opcode:

1001	11rd	dddd	rrrr

#### Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	-	-	-	-	-	$\Leftrightarrow$

C: R15

Set if bit 15 of the result is set; cleared otherwise.

R (Result) equals R1,R0 after the operation.

#### Example:

mulr6,r5; Multiply r6 and r5
movr6,r1; Copy result back in r6:r5
movr5,r0; Copy result back in r6:r5

Words: 1 (2 bytes)

Cycles: 2

Not available in base-line microcontrollers.



# **NEG - Two's Complement**

#### **Description:**

Replaces the contents of register Rd with its two's complement; the value \$80 is left unchanged.

#### Operation:

(i)  $Rd \leftarrow \$00 - Rd$ 

Syntax: Operands: Program Counter: (i) NEG Rd  $0 \le d \le 31$  PC  $\leftarrow$  PC + 1

#### 16 bit Opcode:

1001	010d	dddd	0001

#### Status Register (SREG) and Boolean Formulae:

I	T	H	S	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	\$	\$	\$	$\Leftrightarrow$	\$	⇔

H: R3• Rd3

Set if there was a borrow from bit 3; cleared otherwise

S:  $N \oplus V$ 

For signed tests.

V: R7• R6 •R5• R4• R3 •R2• R1• R0

Set if there is a two's complement overflow from the implied subtraction from zero; cleared otherwise. A two's complement overflow will occur if and only if the contents of the Register after operation (Result) is \$80.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4• R3 •R2• R1• R0

Set if the result is \$00; Cleared otherwise.

C: R7 + R6 + R5 + R4 + R3 + R2 + R1 + R0

Set if there is a borrow in the implied subtraction from zero; cleared otherwise. The C flag will be set in all cases except when the contents of Register after operation is \$00.

R (Result) equals Rd after the operation.

#### Example:

```
sub r11,r0 ; Subtract r0 from r11
brpl positive ; Branch if result positive
neg r11 ; Take two's complement of r11
positive: nop ; Branch destination (do nothing)
```

Words: 1 (2 bytes)

Cycles: 1

6-70

# **NOP - No Operation**

### Description:

This instruction performs a single cycle No Operation.

Operation:

(i) No

16 bit Opcode:

0000	0000	0000	0000

# Status Register (SREG) and Boolean Formulae:



#### Example:

clr r16 ; Clear r16 ser r17 ; Set r17

out \$18,r16 ; Write zeros to Port B
nop ; Wait (do nothing)
out \$18,r17 ; Write ones to Port B

Words: 1 (2 bytes)





# **OR - Logical OR**

#### **Description:**

Performs the logical OR between the contents of register Rd and register Rr and places the result in the destination register Rd.

Operation:

(i)  $Rd \leftarrow Rd \ v \ Rr$ 

16 bit Opcode:

0010	10rd	dddd	rrrr
------	------	------	------

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	$\mathbf{Z}$	C
-	-	-	$\Leftrightarrow$	0	$\Leftrightarrow$	$\Leftrightarrow$	-

S:  $N \oplus V$ , For signed tests.

V: (

Cleared

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4• R3 •R2• R1• R0
Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

#### Example:

or r15,r16 ; Do bitwise or between registers
bst r15,6 ; Store bit 6 of r15 in T flag
brts ok ; Branch if T flag set
...
nop ; Branch destination (do nothing)

Words: 1 (2 bytes)

Cycles: 1

ok:

# **ORI - Logical OR with Immediate**

## Description:

(i)

Performs the logical OR between the contents of register Rd and a constant and places the result in the destination register Rd.

Operation:

(i)  $Rd \leftarrow Rd \lor K$ 

Syntax:Operands:Program Counter:ORI Rd,K $16 \le d \le 31, 0 \le K \le 255$ PC  $\leftarrow$  PC + 1

16 bit Opcode:

0110	KKKK	dddd	KKKK
------	------	------	------

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	$\mathbf{Z}$	C
-	-	-	$\Leftrightarrow$	0	$\Leftrightarrow$	$\Leftrightarrow$	-

S: N 

V, For signed tests.

V: (

Cleared

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4• R3 •R2• R1• R0
Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

Example:

ori r16,\$F0 ; Set high nibble of r16 ori r17,1 ; Set bit 0 of r17

Words: 1 (2 bytes)



# **OUT - Store Register to I/O port**

## Description:

Stores data from register Rr in the register file to I/O space (Ports, Timers, Configuration registers etc.).

Operation:


(i)  $P \leftarrow Rr$ 

**Program Counter:** 

16 bit Opcode:

1011	1PPr	rrrr	PPPP	•

## Status Register (SREG) and Boolean Formulae:



## Example:

clr r16 ; Clear r16 ser r17 ; Set r17

Words: 1 (2 bytes)

# **POP - Pop Register from Stack**

### **Description:**

This instruction loads register Rd with a byte from the STACK.

Operation:

(i)  $Rd \leftarrow STACK$ 

Program Counter:Stack

 $PC \leftarrow PC + 1SP \leftarrow SP + 1$ 

16 bit Opcode:

1001	000d	dddd	1111
------	------	------	------

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	$\mathbf{C}$
-	-	-	-	-	-	-	-

### Example:

routine ; Call subroutine call r14 ; Save r14 on the stack push ; Save r13 on the stack push r13 r13 ; Restore r13 pop r14 ; Restore r14 pop ; Return from subroutine ret

Words: 1 (2 bytes)

routine:



# **PUSH - Push Register on Stack**

## Description:

This instruction stores the contents of register Rr on the STACK.

### Operation:

(i)  $STACK \leftarrow Rr$ 


**Program Counter:Stack:** 

 $PC \leftarrow PC + 1SP \leftarrow SP - 1$ 

16 bit Opcode:

1001	001d	dddd	1111
------	------	------	------

## Status Register (SREG) and Boolean Formulae:



### Example:

routine ; Call subroutine call routine: r14 ; Save r14 on the stack push ; Save r13 on the stack r13 push r13 ; Restore r13 pop r14 ; Restore r14 pop ; Return from subroutine ret

Words: 1 (2 bytes)

## **RCALL - Relative Call to Subroutine**

### Description:

Calls a subroutine within  $\pm$  2K words (4K bytes). The return address (the instruction after the RCALL) is stored onto the stack. (See also CALL).

### Operation:

- (i)  $PC \leftarrow PC + k + 1$  Devices with 16 bits PC, 128K bytes program memory maximum.
- (ii)  $PC \leftarrow PC + k + 1$  Devices with 22 bits PC, 8M bytes program memory maximum.

(i)	Syntax: RCALL k	Operands: $-2K \le k \le 2K$	Program Counter: $PC \leftarrow PC + k + 1$	Stack STACK $\leftarrow$ PC+1 SP $\leftarrow$ SP-2 (2 bytes, 16 bits)
(ii)	RCALL k	$-2K \le k \le 2K$	$PC \leftarrow PC + k + 1$	STACK ← PC+1 SP ← SP-3 (3 bytes, 22 bits)

### 16 bit Opcode:

1101	kkkk	kkkk	kkkk

## Status Register (SREG) and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	V	N	${f Z}$	C
-	-	-	-	-	-	-	-

### Example:

rcall routine ; Call subroutine
...
routine: push r14 ; Save r14 on the stack
...
pop r14 ; Restore r14
ret ; Return from subroutine

Words: 1 (2 bytes)



## **RET - Return from Subroutine**

### **Description:**

Returns from subroutine. The return address is loaded from the STACK.

#### Operation:

- (i) PC(15-0) ← STACK Devices with 16 bits PC, 128K bytes program memory maximum.
- (ii) PC(21-0) ← STACKDevices with 22 bits PC, 8M bytes program memory maximum.

(i) RET None See Operation SP←SP+2,(2 bytes,16 bits pulled)

(ii) RET None See Operation SP←SP+3,(3 bytes,22 bits pulled)

16 bit Opcode:

1001	0101	0xx0	1000	_
1001	0101	UAAU	1000	

## Status Register (SREG) and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	-	-	-	-	-	-

#### Example:

call routine ; Call subroutine

routine: push r14 ; Save r14 on the stack

Paoli III

pop r14 ; Restore r14

ret ; Return from subroutine

Words: 1 (2 bytes)

# **RETI - Return from Interrupt**

### **Description:**

Returns from interrupt. The return address is loaded from the STACK and the global interrupt flag is set.

#### Operation:

- (i) PC(15-0) ← STACK Devices with 16 bits PC, 128K bytes program memory maximum.
- (ii) PC(21-0) ← STACKDevices with 22 bits PC, 8M bytes program memory maximum.

Syntax: Operands: Program Counter: Stac	Syntax:	Operands:	Program Counter:	Stack
---	---------	-----------	------------------	-------

(i) RETI None See Operation SP  $\leftarrow$  SP +2 (2 bytes, 16 bits)

(ii) RETI None See Operation SP  $\leftarrow$  SP +3 (3 bytes, 22 bits)

16 bit Opcode:

1001	0101	0XX1	1000

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{v}$	N	Z	C
1	-	-	-	-	-	-	-

I: 1

The I flag is set.

#### Example:

extint: push r0 ; Save r0 on the stack

pop r0 ; Restore r0

reti ; Return and enable interrupts

Words: 1 (2 bytes)



# **RJMP - Relative Jump**

#### **Description:**

Relative jump to an address within PC-2K and PC + 2K (words). In the assembler, labels are used instead of relative operands. For AVR microcontrollers with program memory not exceeding 4K words (8K bytes) this instruction can address the entire memory from every address location.

### Operation:

(i)  $PC \leftarrow PC + k + 1$ 

16 bit Opcode:

1100	kkkk	kkkk	kkkk

## Status Register (SREG) and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	-	-	-	-	-	-

#### Example:

cpi r16,\$42 ; Compare r16 to \$42 brne error ; Branch if r16 <> \$42 rjmp ; Unconditional branch r16,r17 ; Add r17 to r16 error: add r16 ; Increment r16 inc ok: ; Destination for rjmp (do nothing) nop

Words: 1 (2 bytes)


# **ROL - Rotate Left trough Carry**

#### **Description:**

(i)

Shifts all bits in Rd one place to the left. The C flag is shifted into bit 0 of Rd. Bit 7 is shifted into the C flag.

#### Operation:



Syntax: Operands: ROL Rd  $0 \le d \le 31$ 

Program Counter:  $PC \leftarrow PC + 1$ 

16 bit Opcode: (see ADC Rd,Rd)

0001 11dd dddd dddd

## Status Register (SREG) and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	${f V}$	N	${f Z}$	$\mathbf{C}$
-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

H: Rd3

S:  $N \oplus V$ , For signed tests.

V: N ⊕ C (For N and C after the shift)

Set if (N is set and C is clear) or (N is clear and C is set); Cleared otherwise (for values of N and C after the shift).

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4• R3 •R2• R1• R0

Set if the result is \$00; cleared otherwise.

C: Rd7

Set if, before the shift, the MSB of Rd was set; cleared otherwise.

R (Result) equals Rd after the operation.

### Example:

rolr15 ; Rotate left
brcsoneenc ; Branch if carry set

• • •

oneenc: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)






# **ROR - Rotate Right trough Carry**

### **Description:**

Shifts all bits in Rd one place to the right. The C flag is shifted into bit 7 of Rd. Bit 0 is shifted into the C flag.

#### Operation:



Program Counter: PC ← PC + 1

16 bit Opcode:

1001 010d dddd 0111

### Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	$\mathbf{Z}$	C
-	-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

S:  $N \oplus V$ , For signed tests.

V:  $N \oplus C$  (For N and C after the shift)

Set if (N is set and C is clear) or (N is clear and C is set); Cleared otherwise (for values of N and C after the shift).

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4• R3 •R2• R1• R0

Set if the result is \$00; cleared otherwise.

C: Rd0

Set if, before the shift, the LSB of Rd was set; cleared otherwise.

R (Result) equals Rd after the operation.

#### Example:

rorr15 ; Rotate right

brcczeroenc ; Branch if carry cleared

. . .

Words: 1 (2 bytes)

# **SBC - Subtract with Carry**

### **Description:**

Subtracts two registers and subtracts with the C flag and places the result in the destination register Rd.

#### Operation:

(i)  $Rd \leftarrow Rd - Rr - C$ 

Syntax: Operands: Program Counter: (i) SBC Rd,Rr  $0 \le d \le 31, 0 \le r \le 31$  PC  $\leftarrow$  PC + 1

### 16 bit Opcode:

0000	10rd	dddd	rrrr
------	------	------	------

## Status Register and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	C
-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

H: Rd3• Rr3 + Rr3• R3 + R3 • Rd3

Set if there was a borrow from bit 3; cleared otherwise

S:  $N \oplus V$ , For signed tests.

V: Rd7 •Rr7 • R7 +Rd7 •Rr7 •R7

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4• R3 •R2• R1• R0• Z

Previous value remains unchanged when the result is zero; cleared otherwise.

C: Rd7 •Rr7+ Rr7 •R7 +R7 •Rd7

Set if the absolute value of the contents of Rr plus previous carry is larger than the absolute value of the Rd; cleared otherwise.

R (Result) equals Rd after the operation.

#### Example:

; Subtract r1:r0 from r3:r2

sub r2,r0 ; Subtract low byte

sbc r3,r1 ; Subtract with carry high byte

Words: 1 (2 bytes)





# **SBCI - Subtract Immediate with Carry**

### **Description:**

Subtracts a constant from a register and subtracts with the C flag and places the result in the destination register Rd.

#### Operation:

(i)  $Rd \leftarrow Rd - K - C$ 

Syntax: Operands: Program Counter: (i) SBCI Rd,K  $16 \le d \le 31, 0 \le K \le 255$  PC  $\leftarrow$  PC + 1

### 16 bit Opcode:

0100	KKKK	dddd	KKKK

## Status Register and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	C
-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

H: Rd3• K3 + K3• R3 + R3 • Rd3

Set if there was a borrow from bit 3; cleared otherwise

S:  $N \oplus V$ , For signed tests.

V: Rd7 •K7• R7 +Rd7 •K7 •R7

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4• R3 •R2• R1• R0• Z

Previous value remains unchanged when the result is zero; cleared otherwise.

C: Rd7 •K7+ K7 • R7 +R7 •Rd7

Set if the absolute value of the constant plus previous carry is larger than the absolute value of Rd; cleared otherwise.

R (Result) equals Rd after the operation.

#### Example:

; Subtract \$4F23 from r17:r16

subi r16,\$23 ; Subtract low byte

sbci r17,\$4F ; Subtract with carry high byte

Words: 1 (2 bytes)

Cycles: 1

6-84

# SBI - Set Bit in I/O Register

### Description:

(i)

Sets a specified bit in an I/O register. This instruction operates on the lower 32 I/O registers - addresses 0-31.

### Operation:

(i)  $I/O(P,b) \leftarrow 1$ 

 Syntax:
 Operands:

 SBI P,b
  $0 \le P \le 31, \ 0 \le b \le 7$ 

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

16 bit Opcode:

1001	1010	pppp	pbbb
------	------	------	------

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	C
-	-	-	-	-	-	-	-

### Example:

out \$1E,r0 ; Write EEPROM address
sbi \$1C,0 ; Set read bit in EECR
in r1,\$1D ; Read EEPROM data

Words: 1 (2 bytes)



# SBIC - Skip if Bit in I/O Register is Cleared

#### **Description:**

This instruction tests a single bit in an I/O register and skips the next instruction if the bit is cleared. This instruction operates on the lower 32 I/O registers - addresses 0-31.

#### Operation:

(i) If I/O(P,b) = 0 then  $PC \leftarrow PC + 2$  (or 3) else  $PC \leftarrow PC + 1$ 

Syntax: Operands:

perands: Program Counter:

(i) SBIC P,b  $0 \le P \le 31, 0 \le b \le 7$ 

 $\begin{array}{l} PC \leftarrow PC + 1, \mbox{ If condition is false, no skip.} \\ PC \leftarrow PC + 2, \mbox{ If next instruction is one word.} \\ PC \leftarrow PC + 3, \mbox{ If next instruction is JMP or CALL} \end{array}$ 

### 16 bit Opcode:

1001	1001	pppp	pbbb
------	------	------	------

## Status Register (SREG) and Boolean Formulae:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

### Example:

e2wait: sbic \$1C,1 ; Skip next inst. if EEWE cleared

Words: 1 (2 bytes)

Cycles: 1 if condition is false (no skip)

2 if condition is true (skip is executed)

# SBIS - Skip if Bit in I/O Register is Set

#### **Description:**

This instruction tests a single bit in an I/O register and skips the next instruction if the bit is set. This instruction operates on the lower 32 I/O registers - addresses 0-31.

#### Operation:

(i) If I/O(P,b) = 1 then  $PC \leftarrow PC + 2$  (or 3) else  $PC \leftarrow PC + 1$ 

Syntax: Operands: Program Counter:

(i) SBIS P,b  $0 \le P \le 31, \ 0 \le b \le 7$  PC  $\leftarrow$  PC + 1, Condition false - no skip PC  $\leftarrow$  PC + 2, Skip a one word instruction

PC ← PC + 3, Skip a JMP or a CALL

16 bit Opcode:

1001	1011	pppp	pbbb
------	------	------	------

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	$\mathbf{C}$
-	-	-	-	-	-	-	-

#### Example:

waitset: sbis \$10,0 ; Skip next inst. if bit 0 in Port D set

rjmp waitset ; Bit not set

nop ; Continue (do nothing)

Words: 1 (2 bytes)

Cycles: 1 if condition is false (no skip)

2 if condition is true (skip is executed)





## **SBIW - Subtract Immediate from Word**

#### Description:

(i)

Subtracts an immediate value (0-63) from a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

#### Operation:

(i)  $Rdh:Rdl \leftarrow Rdh:Rdl - K$ 

Syntax:Operands:Program Counter:SBIW RdI,Kdl  $\in$  {24,26,28,30},  $0 \le K \le 63$ PC  $\leftarrow$  PC + 1

16 bit Opcode:

1001	0111	KKdd	KKKK

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	$\mathbf{Z}$	C
-	-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

S:  $N \oplus V$ , For signed tests.

V: Rdh7 •R15

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R15

Set if MSB of the result is set; cleared otherwise.

Z: R15• R14 •R13 •R12 •R11• R10• R9• R8• R7• R6 •R5• R4• R3 •R2• R1• R0 Set if the result is \$0000; cleared otherwise.

C: R15• Rdh7

Set if the absolute value of K is larger than the absolute value of Rd; cleared otherwise.

R (Result) equals Rdh:Rdl after the operation (Rdh7-Rdh0 = R15-R8, Rdl7-Rdl0=R7-R0).

## Example:

sbiw r24,1 ; Subtract 1 from r25:r24
sbiw r28,63 ; Subtract 63 from the Y pointer(r29:r28)

Words: 1 (2 bytes)

# **SBR - Set Bits in Register**

#### **Description:**

Sets specified bits in register Rd. Performs the logical ORI between the contents of register Rd and a constant mask K and places the result in the destination register Rd.

Operation:

(i)  $Rd \leftarrow Rd \vee K$ 

Syntax:

Operands:

**Program Counter:** 

(i) SBR Rd,K

 $16 \le d \le 31, 0 \le K \le 255$ 

 $PC \leftarrow PC + 1$ 

16 bit Opcode:

0110	KKKK	dddd	KKKK

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	-	$\Leftrightarrow$	0	$\Leftrightarrow$	$\Leftrightarrow$	-

S:  $N \oplus V$ , For signed tests.

V: (

Cleared

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4• R3 •R2• R1• R0
Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

## Example:

sbr r16,3 ; Set bits 0 and 1 in r16 sbr r17,\$F0 ; Set 4 MSB in r17

Words: 1 (2 bytes)





# SBRC - Skip if Bit in Register is Cleared

#### **Description:**

This instruction tests a single bit in a register and skips the next instruction if the bit is cleared.

#### Operation:

(i) If Rr(b) = 0 then  $PC \leftarrow PC + 2$  (or 3) else  $PC \leftarrow PC + 1$ 

Syntax: Operands:

**Program Counter:** 

(i) SBRC Rr,b  $0 \le r \le 31$ ,  $0 \le b \le 7$  PC  $\leftarrow$  PC + 1, If condition is false, no skip.

 $PC \leftarrow PC + 2$ , If next instruction is one word.  $PC \leftarrow PC + 3$ , If next instruction is JMP or CALL

16 bit Opcode:

### Status Register (SREG) and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

#### Example:

sub r0,r1 ; Subtract r1 from r0

sub r0,r1 ; Only executed if bit 7 in r0 not cleared

nop ; Continue (do nothing)

Words: 1 (2 bytes)

Cycles: 1 if condition is false (no skip)

2 if condition is true (skip is executed)

# SBRS - Skip if Bit in Register is Set

#### **Description:**

This instruction tests a single bit in a register and skips the next instruction if the bit is set.

#### Operation:

(i) If Rr(b) = 1 then  $PC \leftarrow PC + 2$  (or 3) else  $PC \leftarrow PC + 1$ 

Syntax:

Operands:

**Program Counter:** 

(i) SBRS Rr,b

 $0 \le r \le 31, 0 \le b \le 7$ 

 $PC \leftarrow PC + 1$ , Condition false - no skip  $PC \leftarrow PC + 2$ , Skip a one word instruction  $PC \leftarrow PC + 3$ , Skip a JMP or a CALL

### 16 bit Opcode:

1111	111r	rrrr	Xbbb
------	------	------	------

### Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	-	-	-	-	-	-

#### Example:

sub r0,r1 ; Subtract r1 from r0
sbrs r0,7 ; Skip if bit 7 in r0 set

neg r0 ; Only executed if bit 7 in r0 not set

nop ; Continue (do nothing)

Words: 1 (2 bytes)

Cycles: 1 if condition is false (no skip)

2 if condition is true (skip is executed)





# **SEC - Set Carry Flag**

**Description:** 

Sets the Carry flag (C) in SREG (status register).

Operation:

(i) C ← 1

16 bit Opcode:

_				
	1001	0100	0000	1000

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	-	-	-	-	-	1

C: 1 Carry flag set

Example:

sec ; Set carry flag adc r0,r1 ; r0=r0+r1+1

Words: 1 (2 bytes)

# **SEH - Set Half Carry Flag**

Description:

Sets the Half Carry (H) in SREG (status register).


Operation:

(i)  $H \leftarrow 1$ 

16 bit Opcode:

- 1				
	1001	0100	0101	1000

Status Register (SREG) and Boolean Formulae:



H: '

Half Carry flag set

Example:

seh ; Set Half Carry flag

Words: 1 (2 bytes)



# **SEI - Set Global Interrupt Flag**

### Description:

Sets the Global Interrupt flag (I) in SREG (status register).

Operation:

(i)  $I \leftarrow 1$ 

16 bit Opcode:

1001	0100	0111	1000

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	$\mathbf{C}$
1	-	-	-	-	-	-	-

1:

Global Interrupt flag set

Example:

cli ; Disable interrupts

in r13,\$16 ; Read Port B

sei ; Enable interrupts

Words: 1 (2 bytes)

# **SEN - Set Negative Flag**

**Description:** 

Sets the Negative flag (N) in SREG (status register).

Operation:

(i)  $N \leftarrow 1$ 

16 bit Opcode:

_				
	1001	0100	0010	1000

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	-	-	-	1	-	-

N:

Negative flag set

Example:

add r2,r19 ; Add r19 to r2 sen ; Set negative flag

Words: 1 (2 bytes)





# SER - Set all bits in Register

## **Description:**

Loads \$FF directly to register Rd.

Operation:

(i)  $Rd \leftarrow \$FF$ 

16 bit Opcode:

	Ī	1110	1111	dddd	1111
--	---	------	------	------	------

## Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	$\mathbf{C}$
-	-	-	-	-	-	-	-

## Example:

clr r16 ; Clear r16 ser r17 ; Set r17

out \$18,r16 ; Write zeros to Port B
nop ; Delay (do nothing)
out \$18,r17 ; Write ones to Port B

Words: 1 (2 bytes)

# **SES - Set Signed Flag**

**Description:** 

Sets the Signed flag (S) in SREG (status register).


Operation:

(i)  $S \leftarrow 1$ 

16 bit Opcode:

_					-
	1001	0100	0100	1000	

Status Register (SREG) and Boolean Formulae:



S: 1

Signed flag set

Example:

add r2,r19 ; Add r19 to r2 ses ; Set negative flag

Words: 1 (2 bytes)



# **SET - Set T Flag**

**Description:** 

Sets the T flag in SREG (status register).

Operation:

(i)  $T \leftarrow 1$ 

16 bit Opcode:

1001	0100	0110	1000

Status Register (SREG) and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	1	-	-	-	-	-	-

T:

T flag set

Example:

set ; Set T flag

Words: 1 (2 bytes)

# **SEV - Set Overflow Flag**

**Description:** 

Sets the Overflow flag (V) in SREG (status register).

Operation:

(i) V ← 1

16 bit Opcode:

_				
	1001	0100	0011	1000

Status Register (SREG) and Boolean Formulae:



V: 1

Overflow flag set

Example:

add r2,r19 ; Add r19 to r2 sev ; Set overflow flag

Words: 1 (2 bytes)



# SEZ - Set Zero Flag

**Description:** 

Sets the Zero flag (Z) in SREG (status register).

Operation:

(i)  $Z \leftarrow 1$ 

16 bit Opcode:

1001	0100	0001	1000

## Status Register (SREG) and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	$\mathbf{C}$
-	-	-	-	-	-	1	-

Z: 1

Zero flag set

Example:

add r2,r19 ; Add r19 to r2 sez ; Set zero flag

Words: 1 (2 bytes)

Cycles: 1

6-100

## **SLEEP**

### Description:

This instruction sets the circuit in sleep mode defined by the MCU control register. When an interrupt wakes up the MCU from a sleep state, the instruction following the SLEEP instruction will be executed before the interrupt handler is executed.


## Operation:

Syntax:Operands:Program Counter:SLEEPNone $PC \leftarrow PC + 1$ 

16 bit Opcode:

1001	0101	100X	1000

## Status Register (SREG) and Boolean Formulae:



### Example:

mov r0,r11 ; Copy r11 to r0
sleep ; Put MCU in sleep mode

Words: 1 (2 bytes)



# ST - Store Indirect From Register to SRAM using Index X

#### Description:

Stores one byte indirect from Register to SRAM. The SRAM location is pointed to by the X (16 bits) pointer register in the register file. Memory access is limited to the current SRAM Page of 64K bytes. To access another SRAM page the RAMPX register in the I/O area has to be changed.

The X pointer register can either be left unchanged after the operation, or it can be incremented or decremented. These features are especially suited for stack pointer usage of the X pointer register.

### Using the X pointer:

#### Operation:

(1)	$(X) \leftarrow Rr$	
(ii)	$(X) \leftarrow Rr$	$X \leftarrow X+1$
(iii)	X ← X - 1	(X)

### Syntax: Operands:

(i)	ST X, Rr	$0 \le r \le 31$
(ii)	ST X+, Rr	$0 \le r \le 31$
(iii)	ST -X, Rr	$0 \le r \le 31$

#### 16 bit Opcode:

(i)	1001	001r	rrrr	1100
(ii)	1001	001r	rrrr	1101
(iii)	1001	001r	rrrr	1110

#### Comment:

X: Unchanged
X: Post incremented
X: Pre decremented

#### **Program Counter:**

 $PC \leftarrow PC + 1$   $PC \leftarrow PC + 1$  $PC \leftarrow PC + 1$ 

Status Register	(SREG)	and Boolean	Formulae:

Ι	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

#### Example:

```
clr
       r27
                     ; Clear X high byte
ldi
       r26,$20
                     ; Set X low byte to $20
st
       X+,r0
                      ; Store r0 in SRAM loc. $20(X post inc)
                      ; Store rl in SRAM loc. $21
       X,r1
st
ldi
       r26,$23
                      ; Set X low byte to $23
       r2,X
                      ; Store r2 in SRAM loc. $23
st.
       r3,-X
                      ; Store r3 in SRAM loc. $22(X pre dec)
st
```

Words: 1 (2 bytes)

# ST (STD) - Store Indirect From Register to SRAM using Index Y

#### **Description:**

Stores one byte indirect with or without displacement from Register to SRAM. The SRAM location is pointed to by the Y (16 bits) pointer register in the register file. Memory access is limited to the current SRAM Page of 64K bytes. To access another SRAM page the RAMPY register in the I/O area has to be changed.

The Y pointer register can either be left unchanged after the operation, or it can be incremented or decremented. These features are especially suited for stack pointer usage of the Y pointer register.

#### Using the Y pointer:

#### Operation:

(i)	$(Y) \leftarrow Rr$	
(ii)	$(Y) \leftarrow Rr$	Υ

(iii) 
$$Y \leftarrow Y - 1$$

(iiii) 
$$(Y+q) \leftarrow Rr$$

Syntax:

## Operands:

 $(Y) \leftarrow Rr$ 

(i)	ST Y, Rr	$0 \le r \le 31$
(ii)	ST Y+, Rr	$0 \le r \le 31$
/:::\	CT V Dr	0/=/21

(iii) ST -Y, Rr 
$$0 \le r \le 31$$
  
(iiii) STD Y+q, Rr  $0 \le r \le 31$ ,  $0 \le q \le 63$ 

#### 16 bit Opcode:

(1)	1000	001r	rrrr	1000
(ii)	1001	001r	rrrr	1001
(iii)	1001	001r	rrrr	1010
(iiii)	10q0	qq1r	rrrr	1qqq

#### Comment:

Y: Unchanged

Y: Post incremented Y: Pre decremented

Y: Unchanged, q: Displacement

#### **Program Counter:**

 $PC \leftarrow PC + 1$   $PC \leftarrow PC + 1$   $PC \leftarrow PC + 1$   $PC \leftarrow PC + 1$ 

### Status Register (SREG) and Boolean Formulae:

I	T	H	S	$\mathbf{V}$	N	Z	C
-	-	-	-	-	-	-	-

### Example:

```
clr
       r29
                    ; Clear Y high byte
ldi
       r28,$20
                    ; Set Y low byte to $20
st
       Y+,r0
                    ; Store r0 in SRAM loc. $20(Y post inc)
       Y,r1
                    ; Store rl in SRAM loc. $21
       r28,$23
                    ; Set Y low byte to $23
       Y,r2
                     ; Store r2 in SRAM loc. $23
st
       -Y,r3
                     ; Store r3 in SRAM loc. $22(Y pre dec)
       Y+2,r4
                     ; Store r4 in SRAM loc. $24
std
```

Words: 1 (2 bytes)





# ST (STD) - Store Indirect From Register to SRAM using Index Z

#### **Description:**

Stores one byte indirect with or without displacement from Register to SRAM. The SRAM location is pointed to by the Z (16 bits) pointer register in the register file. Memory access is limited to the current SRAM Page of 64K bytes. To access another SRAM page the RAMPZ register in the I/O area has to be changed.

The Z pointer register can either be left unchanged after the operation, or it can be incremented or decremented. These features are very suited for stack pointer usage of the Z pointer register, but because the Z pointer register can be used for indirect subroutine calls, indirect jumps and table lookup it is often more convenient to use the X or Y pointer as a dedicated stack pointer.

### Using the Z pointer:

#### Operation:

(i)  $(Z) \leftarrow Rr$ 

(ii)  $(Z) \leftarrow Rr$  $Z \leftarrow Z+1$  $(Z) \leftarrow Rr$ 

(iii)  $Z \leftarrow Z - 1$ 

(iiii)  $(Z+q) \leftarrow Rr$ 

Syntax:

# Operands:

 $0 \le r \le 31$ (i) ST Z, Rr ST Z+, Rr  $0 \le r \le 31$ (ii) (iii) ST -Z, Rr  $0 \le r \le 31$ 

(iiii) STD Z+q, Rr  $0 \le r \le 31, 0 \le q \le 63$ 

### Comment:

Z: Unchanged

Z: Post incremented

Z: Pre decremented

Z: Unchanged, q: Displacement

#### **Program Counter:**

 $PC \leftarrow PC + 1$  $PC \leftarrow PC + 1$  $PC \leftarrow PC + 1$  $PC \leftarrow PC + 1$ 

#### 16 bit Opcode:

(i)	1000	001r	rrrr	0000
(ii)	1001	001r	rrrr	0001
(iii)	1001	001r	rrrr	0010
(iiii)	10q0	qq1r	rrrr	0ddd

## Status Register (SREG) and Boolean Formulae:

Ι	T	H	S	V	N	$\mathbf{Z}$	C
-	-	-	-	-	-	-	-

#### Example:

r31 ; Clear Z high byte clr r30,\$20 ; Set Z low byte to \$20 st. Z+,r0; Store r0 in SRAM loc. \$20(Z post inc) ; Store r1 in SRAM loc. \$21 Z,r1 ldi r30,\$23 ; Set Z low byte to \$23 Z,r2 ; Store r2 in SRAM loc. \$23 st -Z,r3 ; Store r3 in SRAM loc. \$22(Z pre dec) Z+2,r4; Store r4 in SRAM loc. \$24 std

Words: 1 (2 bytes)

## **STS - Store Direct to SRAM**

### **Description:**

Stores one byte from a Register to the SRAM. A 16-bit address must be supplied. Memory access is limited to the current SRAM Page of 64K bytes. The SDS instruction uses the RAMPZ register to access memory above 64K bytes.

Operation:

(i)  $(k) \leftarrow Rr$ 

(1.)

Syntax:

Operands:

**Program Counter:** 

(i) STS k,Rr

 $0 \le r \le 31, \ 0 \le k \le 65535$ 

 $PC \leftarrow PC + 2$ 

32 bit Opcode:

1001	001d	dddd	0000
kkkk	kkkk	kkkk	kkkk

### Status Register (SREG) and Boolean Formulae:

I	T	H	$\mathbf{S}$	V	N	$\mathbf{Z}$	C
-	-	-	-	-	-	-	-

Example:

lds r2,\$FF00

; Load r2 with the contents of SRAM location \$FF00

add r2,r1 sts \$FF00,r2 ; add r1 to r2
; Write back

Words: 2 (4 bytes)



# **SUB - Subtract without Carry**

#### **Description:**

Subtracts two registers and places the result in the destination register Rd.

Operation:

(i)  $Rd \leftarrow Rd - Rr$ 

Syntax: Operands: Program Counter: (i) SUB Rd,Rr  $0 \le d \le 31$ ,  $0 \le r \le 31$  PC  $\leftarrow$  PC + 1

16 bit Opcode:

0001	10rd	dddd	rrrr

#### **Status Register and Boolean Formulae:**

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	$\mathbf{C}$
-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

H: Rd3• Rr3 +Rr3 •R3 +R3• Rd3

Set if there was a borrow from bit 3; cleared otherwise

S:  $N \oplus V$ , For signed tests.

V: Rd7• Rr7 •R7 +Rd7 •Rr7• R7

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4• R3 •R2• R1• R0

Set if the result is \$00; cleared otherwise.

C: Rd7• Rr7 +Rr7 •R7 +R7• Rd7

Set if the absolute value of the contents of Rr is larger than the absolute value of Rd; cleared otherwise.

R (Result) equals Rd after the operation.

#### Example:

sub r13,r12 ; Subtract r12 from r13
brne noteq ; Branch if r12<>r13
...
nop ; Branch destination (do nothing)

Words: 1 (2 bytes)

noteq:

Cycles: 1

6-106

## **SUBI - Subtract Immediate**

### **Description:**

Subtracts a register and a constant and places the result in the destination register Rd. This instruction is working on Register R16 to R31 and is very well suited for operations on the X, Y and Z pointers.

#### Operation:

(i)  $Rd \leftarrow Rd - K$ 

16 bit Opcode:

0101	KKKK	dddd	KKKK
------	------	------	------

## Status Register and Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	$\mathbf{Z}$	C
-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

H: Rd3• K3+K3 •R3 +R3 •Rd3

Set if there was a borrow from bit 3; cleared otherwise

S:  $N \oplus V$ , For signed tests.

V: Rd7• K7 •R7 +Rd7• K7 •R7

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4• R3 •R2• R1• R0

Set if the result is \$00; cleared otherwise.

C: Rd7• K7 +K7 •R7 +R7• Rd7

Set if the absolute value of K is larger than the absolute value of Rd; cleared otherwise.

R (Result) equals Rd after the operation.

#### Example:

subir22,\$11 ; Subtract \$11 from r22 brnenoteq ; Branch if r22<>\$11

. . .

noteq: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)





# **SWAP - Swap Nibbles**

## Description:

Swaps high and low nibbles in a register.

Operation:

(i)  $R(7-4) \leftarrow Rd(3-0), R(3-0) \leftarrow Rd(7-4)$ 

Syntax:
(i) SWAP Rd

Operands:  $0 \le d \le 31$ 

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

16 bit Opcode:

1001	010d	dddd	0010

## Status Register and Boolean Formulae:

Ι	T	H	$\mathbf{S}$	$\mathbf{V}$	N	$\mathbf{Z}$	C
-	-	-	-	-	-	-	-

R (Result) equals Rd after the operation.

Example:

inc rl ; Increment rl

swap r1 ; Swap high and low nibble of r1
inc r1 ; Increment high nibble of r1

swap rl ; Swap back

Words: 1 (2 bytes)

## **TST - Test for Zero or Minus**

## Description:

(i)

Tests if a register is zero or negative. Performs a logical AND between a register and itself. The register will remain unchanged.

#### Operation:

(i)  $Rd \leftarrow Rd \cdot Rd$ 

Syntax:Operands:Program Counter:TST Rd $0 \le d \le 31$ PC  $\leftarrow$  PC + 1

16 bit Opcode:

0010	00dd	dddd	dddd
------	------	------	------

## Status Register and Boolean Formulae:

I	T	H	$\mathbf{S}$	${f V}$	N	$\mathbf{Z}$	C
-	-	-	$\Leftrightarrow$	0	$\Leftrightarrow$	$\Leftrightarrow$	-

S:  $N \oplus V$ , For signed tests.

V: 0

Cleared

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7• R6 •R5• R4• R3 •R2• R1• R0
Set if the result is \$00; cleared otherwise.

R (Result) equals Rd.

#### Example:

zero: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)





# **WDR - Watchdog Reset**

### **Description:**

This instruction resets the Watchdog Timer. This instruction must be executed within a limited time given by the WD prescaler. See the Watchdog Timer hardware specification.

Operation:

(i) WD timer restart.

16 bit Opcode:

1001	0101	101X	1000

## **Status Register and Boolean Formulae:**

I	T	H	$\mathbf{S}$	$\mathbf{V}$	N	${f Z}$	C
-	-	-	-	-	-	-	-

Example:

wdr ; Reset watchdog timer

Words: 1 (2 bytes)