

# HGTG40N60B3

Package

**Terminal Diagram** 

# PRELIMINARY

May 1995

# 70A, 600V, UFS Series N-Channel IGBT

JEDEC STYLE TO-247

N-CHANNEL ENHANCEMENT MODE



- 70A, 600V at T<sub>C</sub> = +25°C
- Square Switching SOA Capability
- Typical Fall Time 160ns at +150°C
- Short Circuit Rating
- Low Conduction Loss

### Description

The HGTG40N60B3 is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

The IGBT is ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

#### PACKAGING AVAILABILITY

PART NUMBER	PACKAGE	BRAND
HGTG40N60B3	TO-247	G40N60B3

NOTE: When ordering, use the entire part number.

Formerly Developmental Type TA49052

#### Absolute Maximum Ratings T<sub>C</sub> = +25°C, Unless Otherwise Specified

	HGTG40N60B3	UNITS
Collector-Emitter Voltage BV <sub>CES</sub>	600	V
Collector-Gate Voltage, $R_{GE} = 1M\Omega$ BV <sub>CGR</sub>	600	V
Collector Current Continuous		
At T <sub>C</sub> = +25 <sup>o</sup> C (Package Limited) I <sub>C25</sub>	70	А
At T <sub>C</sub> = +110°CI <sub>C110</sub>	40	А
Collector Current Pulsed (Note 1)I <sub>CM</sub>	330	А
Gate-Emitter Voltage ContinuousV <sub>GES</sub>	±20	V
Gate-Emitter Voltage PulsedV <sub>GEM</sub>	±30	V
Switching Safe Operating Area at T <sub>C</sub> = +150°CSSOA	160A at 0.8 BV <sub>CES</sub>	
Power Dissipation Total at $T_{C} = +25^{\circ}C$ $P_{D}$	290	W
Power Dissipation Derating T <sub>C</sub> > +25°C	2.33	W/ºC
Operating and Storage Junction Temperature Range	-40 to +150	°C
Maximum Lead Temperature for SolderingTL	260	°C
Short Circuit Withstand Time (Note 2) at V <sub>GE</sub> = 15Vt <sub>SC</sub>	2	μs
Short Circuit Withstand Time (Note 2) at $V_{GE}$ = 10Vt <sub>SC</sub>	10	μs
NOTE:		

1. Repetitive Rating: Pulse width limited by maximum junction temperature.

V<sub>CE(PK)</sub> = 360V, T<sub>C</sub> = +125<sup>o</sup>C, R<sub>GE</sub> = 25Ω.

		TEST CONDITIONS		LIMITS			
PARAMETERS	SYMBOL			MIN	ТҮР	MAX	UNITS
Collector-Emitter Breakdown Voltage	r-Emitter Breakdown Voltage $BV_{CES}$ $I_{CE} = 250 \mu A, V_{GE} = 0V$		= 0V	600	-	-	V
Collector-Emitter Leakage Current	I <sub>CES</sub>	$V_{CE} = BV_{CES}$	$T_J = +25^{\circ}C$	-	-	250	βų
		$V_{CE} = BV_{CES}$	T <sub>J</sub> = +150 <sup>o</sup> C	-	-	7.5	mA
Collector-Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	I <sub>CE</sub> = 40A V <sub>GE</sub> = 15V	T <sub>J</sub> = +25 <sup>o</sup> C	-	1.4	2.0	V
			$T_{J} = +150^{\circ}C$	-	1.5	2.3	V
Gate-Emitter Threshold Voltage	V <sub>GE(TH)</sub>	$I_{CE} = 250A,$ $V_{CE} = V_{GE}$	T <sub>J</sub> = +25°C	3.0	5	6.0	V
Gate-Emitter Leakage Current	I <sub>GES</sub>	$V_{GE} = \pm 20V$		-	-	±300	nA
Latching Current	ι	$\begin{array}{l} {{T_J} = +150^{\circ}C} \\ {V_{CE(PK)} = 0.8\;BV_{CES}} \\ {V_{GE} = 15V} \\ {R_G = 3\Omega} \\ {L = 45\mu H} \end{array}$		160	-	-	A
Gate-Emitter Plateau Voltage	V <sub>GEP</sub>	$I_{CE}$ = 40A, $V_{CE}$ = 0.5 BV <sub>CES</sub>		-	8.0	-	V
On-State Gate Charge	Q <sub>G(ON)</sub>	$I_{CE} = 40A,$	V <sub>GE</sub> = 15V	-	240	320	nC
		$V_{CE} = 0.5 \text{ BV}_{CES}$	V <sub>GE</sub> = 20V	-	350	450	nC
Current Turn-On Delay Time	t <sub>D(ON)I</sub>	$T_{J} = +150^{\circ}C$ $I_{CE} = 40A$ $V_{CE(PK)} = 0.8 \text{ BV}_{CES}$ $V_{GE} = 15V$ $R_{G} = 3\Omega$		-	50	-	ns
Current Rise Time	t <sub>RI</sub>			-	40	-	ns
Current Turn-Off Delay Time	t <sub>D(OFF)</sub> I			-	350	435	ns
Current Fall Time	t <sub>FI</sub>	L = 100μΗ	-	160	200	ns	
Turn-On Energy	E <sub>ON</sub>	1		-	1400	-	μ
Turn-Off Energy (Note 1)	E <sub>OFF</sub>	1		-	3300	-	μ
Thermal Resistance	R <sub>θJC</sub>			-	-	0.43	°C/W

NOTE:

 Turn-Off Energy Loss (E<sub>OFF</sub>) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I<sub>CE</sub> = 0A). The HGTG40N60B3 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.

#### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							





**COLLECTOR-EMITTER CURRENT** 



## **Operating Frequency Information**

Operating frequency information for a typical device (Figure 13) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 4, 7, 8, 11 and 12. The operating frequency plot (Figure 13) of a typical device shows  $f_{MAX1}$  or  $f_{MAX2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 $f_{MAX1}$  is defined by  $f_{MAX1} = 0.05/(t_{D(OFF)I} + t_{D(ON)I})$ . Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{D(OFF)I}$  and  $t_{D(ON)I}$  are defined in Figure 17.

Device turn-off delay can establish an additional frequency limiting condition for an application other than  $T_{JMAX}$ .  $t_{D(OFF)I}$  is important when controlling output ripple under a lightly loaded condition.

 $f_{MAX2}$  is defined by  $f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON})$ . The allowable dissipation (P<sub>D</sub>) is defined by P<sub>D</sub> = (T<sub>JMAX</sub> - T<sub>C</sub>)/R<sub> $\theta$ JC</sub>.

The sum of device switching and conduction losses must not exceed P<sub>D</sub>. A 50% duty factor was used (Figure 13) and the conduction losses (P<sub>C</sub>) are approximated by P<sub>C</sub> = (V<sub>CE</sub> x  $I_{CE})/2$ .

 $E_{ON}$  and  $E_{OFF}$  are defined in the switching waveforms shown in Figure 17.  $E_{ON}$  is the integral of the instantaneous power loss ( $I_{CE} \times V_{CE}$ ) during turn-on and  $E_{OFF}$  is the integral of the instantaneous power loss ( $I_{CE} \times V_{CE}$ ) during turnoff. All tail losses are included in the calculation of  $E_{OFF}$ ; i.e.the collector current equals zero ( $I_{CE} = 0$ ).

## Handling Precautions for IGBT's

Insulated Gate Bipolar Transistors are susceptible to gateinsulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBT's are currently being extensively used in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBT's can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as †"ECCOSORBD LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gate-voltage rating of V<sub>GEM</sub>. Exceeding the rated V<sub>GE</sub> can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- 7. **Gate Protection** These devices do not have an internal monolithic zener diode from gate to emitter. If gate protection is required an external zener is recommended.
- † Trademark Emerson and Cumming, Inc.