### Features

- High-performance, Low-power Atmel AVR<sup>®</sup> 8-bit Microcontroller
- Advanced RISC Architecture
  - 130 Powerful Instructions Most Single Clock Cycle Execution
  - 32 x 8 General Purpose Working Registers + Peripheral Control Registers
  - Fully Static Operation
  - Up to 16 MIPS Throughput at 16 MHz
  - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
  - 64 Kbytes of In-System Reprogrammable Flash program memory
  - 2 Kbytes EEPROM
  - 4 Kbytes Internal SRAM
  - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
  - Data retention: 20 years at 85°C/100 years at 25°C<sup>(1)</sup>
  - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
  - Up to 64 Kbytes Optional External Memory Space
  - Programming Lock for Software Security
  - SPI Interface for In-System Programming
- JTAG (IEEE std. 1149.1 Compliant) Interface
  - Boundary-scan Capabilities According to the JTAG Standard
  - Extensive On-chip Debug Support
  - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
  - Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode, and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Two 8-bit PWM Channels
  - 6 PWM Channels with Programmable Resolution from 1 to 16 Bits
  - 8-channel, 10-bit ADC
    - 8 Single-ended Channels
    - 7 Differential Channels
    - 2 Differential Channels with Programmable Gain (1x, 10x, 200x)
  - Byte-oriented Two-wire Serial Interface
  - Dual Programmable Serial USARTs
  - Master/Slave SPI Serial Interface
  - Programmable Watchdog Timer with On-chip Oscillator
  - On-chip Analog Comparator
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated RC Oscillator
  - External and Internal Interrupt Sources
  - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
  - Software Selectable Clock Frequency
  - ATmega103 Compatibility Mode Selected by a Fuse
  - Global Pull-up Disable
- I/O and Packages
  - 53 Programmable I/O Lines
  - 64-lead TQFP and 64-pad QFN/MLF
- Operating Voltages
  - 2.7V 5.5V for Atmel ATmega64L
  - 4.5V 5.5V for Atmel ATmega64
- Speed Grades
  - 0 8 MHz for ATmega64L
  - 0 16 MHz for ATmega64



8-bit **AVR**<sup>®</sup> Microcontroller with 64K Bytes In-System Programmable Flash

## ATmega64 ATmega64L

2490Q-AVR-06/10

### Pin Configuration

Figure 1. Pinout ATmega64

TQFP/MLF



Note: The bottom pad under the QFN/MLF package should be soldered to ground.

**Disclaimer** Typical values contained in this data sheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.



### **Overview**

The ATmega64 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega64 achieves throughputs approaching 1 MIPS per MHz, allowing the system designer to optimize power consumption versus processing speed.

### **Block Diagram**





The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.



The ATmega64 provides the following features: 64 Kbytes of In-System Programmable Flash with Read-While-Write capabilities, 2 Kbytes EEPROM, 4 Kbytes SRAM, 53 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), four flexible Timer/Counters with compare modes and PWM, two USARTs, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the asynchronous timer continue to run.

The device is manufactured using Atmel's high-density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot Program can use any interface to download the Application Program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega64 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega64 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

#### ATmega103 and ATmega64 Compatibility

The ATmega64 is a highly complex microcontroller where the number of I/O locations supersedes the 64 I/O location reserved in the AVR instruction set. To ensure backward compatibility with the ATmega103, all I/O locations present in ATmega103 have the same location in ATmega64. Most additional I/O locations are added in an Extended I/O space starting from 0x60 to 0xFF (that is, in the ATmega103 internal RAM space). These location can be reached by using LD/LDS/LDD and ST/STS/STD instructions only, not by using IN and OUT instructions. The relocation of the internal RAM space may still be a problem for ATmega103 users. Also, the increased number of Interrupt Vectors might be a problem if the code uses absolute addresses. To solve these problems, an ATmega103 compatibility mode can be selected by programming the fuse M103C. In this mode, none of the functions in the Extended I/O space are in use, so the internal RAM is located as in ATmega103. Also, the extended Interrupt Vectors are removed.

The ATmega64 is 100% pin compatible with ATmega103, and can replace the ATmega103 on current printed circuit boards. The application notes "Replacing ATmega103 by ATmega128" and "Migration between ATmega64 and ATmega128" describes what the user should be aware of replacing the ATmega103 by an ATmega128 or ATmega64.



#### ATmega103 Compatibility Mode

By programming the M103C Fuse, the ATmega64 will be compatible with the ATmega103 regards to RAM, I/O pins and Interrupt Vectors as described above. However, some new features in ATmega64 are not available in this compatibility mode, these features are listed below:

- One USART instead of two, asynchronous mode only. Only the eight least significant bits of the Baud Rate Register is available.
- One 16 bits Timer/Counter with two compare registers instead of two 16 bits Timer/Counters with three compare registers.
- Two-wire serial interface is not supported.
- Port G serves alternate functions only (not a general I/O port).
- Port F serves as digital input only in addition to analog input to the ADC.
- Boot Loader capabilities is not supported.
- It is not possible to adjust the frequency of the internal calibrated RC Oscillator.
- The External Memory Interface can not release any Address pins for general I/O, neither configure different wait states to different External Memory Address sections.
- Only EXTRF and PORF exist in the MCUCSR Register.
- No timed sequence is required for Watchdog Timeout change.
- Only low-level external interrupts can be used on four of the eight External Interrupt sources.
- Port C is output only.
- USART has no FIFO buffer, so Data OverRun comes earlier.
- The user must have set unused I/O bits to 0 in ATmega103 programs.

#### **Pin Descriptions**

VCC	Digital supply voltage.

GND Ground.

**Port A (PA7..PA0)** Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega64 as listed on page 73.

**Port B (PB7..PB0)** Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega64 as listed on page 74.



Port C (PC7PC0)	Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port C also serves the functions of special features of the ATmega64 as listed on page 77. In ATmega103 compatibility mode, Port C is output only, and the port C pins are <b>not</b> tri-stated when a reset condition becomes active.
Port D (PD7PD0)	Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port D also serves the functions of various special features of the ATmega64 as listed on page 78.
Port E (PE7PE0)	Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port E also serves the functions of various special features of the ATmega64 as listed on page 81.
Port F (PF7PF0)	Port F serves as the analog inputs to the A/D Converter.
	Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS) and PF4(TCK) will be activated even if a reset occurs.
	The TDO pin is tri-stated unless TAP states that shift out data are entered.
	Port F also serves the functions of the JTAG interface.
	In ATmega103 compatibility mode, Port F is an input port only.
Port G (PG4PG0)	Port G is a 5-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port G also serves the functions of various special features.
	In ATmega103 compatibility mode, these pins only serves as strobes signals to the external memory as well as input to the 32 kHz Oscillator, and the pins are initialized to $PG0 = 1$ , $PG1 = 1$ , and $PG2 = 0$ asynchronously when a reset condition becomes active, even if the clock is not running. PG3 and PG4 are Oscillator pins.



RESET	Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 19 on page 52. Shorter pulses are not guaranteed to generate a reset.
XTAL1	Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
XTAL2	Output from the inverting Oscillator amplifier.
AVCC	AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to $V_{CC}$ through a low-pass filter.
AREF	AREF is the analog reference pin for the A/D Converter.
PEN	This is a programming enable pin for the SPI Serial Programming mode. By holding this pin low

**PEN** This is a programming enable pin for the SPI Serial Programming mode. By holding this pin low during a Power-on Reset, the device will enter the SPI Serial Programming mode. PEN is internally pulled high. The pullup is shown in Figure 22 on page 52 and its value is given in Section "DC Characteristics" on page 325. PEN has no function during normal operation.



**Resources** A comprehensive set of development tools, application notes and datasheetsare available for download on http://www.atmel.com/avr.

**Data Retention** Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



### About Code Examples

This datasheet contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O Registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".



### **AVR CPU Core**

Introduction

This section discusses the AVR core architecture in general. The main function of the CPU core is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations, control peripherals, and handle interrupts.

Architectural Overview





In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with separate memories and buses for program and data. Instructions in the program memory are executed with a single level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is In-System Reprogrammable Flash memory.

The fast-access Register File contains  $32 \times 8$ -bit general purpose working registers with a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typical ALU operation, two operands are output from the Register File, the operation is executed, and the result is stored back in the Register File – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing – enabling efficient address calculations. One of the these address pointers



can also be used as an address pointer for look up tables in Flash program memory. These added function registers are the 16-bit X-, Y-, and Z-register, described later in this section.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed in the ALU. After an arithmetic operation, the Status Register is updated to reflect information about the result of the operation.

Program flow is provided by conditional and unconditional jump and call instructions, able to directly address the whole address space. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16-bit or 32-bit instruction.

Program Flash memory space is divided in two sections, the Boot program section and the Application program section. Both sections have dedicated Lock bits for write and read/write protection. The SPM instruction that writes into the Application Flash memory section must reside in the Boot program section.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the Stack. The Stack is effectively allocated in the general data SRAM, and consequently the Stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The Stack Pointer SP is read/write accessible in the I/O space. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional Global Interrupt Enable bit in the Status Register. All interrupts have a separate Interrupt Vector in the Interrupt Vector table. The interrupts have priority in accordance with their Interrupt Vector position. The lower the Interrupt Vector address, the higher the priority.

The I/O memory space contains 64 addresses which can be accessed directly, or as the Data Space locations following those of the Register File, 0x20 - 0x5F. In addition, the ATmega64 has Extended I/O space from 0x60 - 0xFF in SRAM where only the ST/STS/STD and LD/LDS/LDD instructions can be used.

ALU – Arithmetic Logic Unit The high-performance AVR ALU operates in direct connection with all the 32 general purpose working registers. Within a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed. The ALU operations are divided into three main categories – arithmetic, logical, and bit-functions. Some implementations of the architecture also provide a powerful multiplier supporting both signed/unsigned multiplication and fractional format. See the "Instruction Set" section for a detailed description.



### Status Register

The Status Register contains information about the result of the most recently executed arithmetic instruction. This information can be used for altering program flow in order to perform conditional operations. Note that the Status Register is updated after all ALU operations, as specified in the Instruction Set Reference. This will in many cases remove the need for using the dedicated compare instructions, resulting in faster and more compact code.

The Status Register is not automatically stored when entering an interrupt routine and restored when returning from an interrupt. This must be handled by software.

SREG – AVR Status	The AVR Sta	atus Reg	ister – S	SREG – i	s defined	as:				
Register	Bit	7	6	5	4	3	2	1	0	_
	0x3F (0x5F)	Ι	Т	Н	S	v	N	Z	С	SREG
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-

0

0

0

#### • Bit 7 – I: Global Interrupt Enable

0

Initial Value

The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual interrupt enable control is then performed in separate control registers. If the Global Interrupt Enable Register is cleared, none of the interrupts are enabled independent of the individual interrupt enable settings. The I-bit is cleared by hardware after an interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts. The I-bit can also be set and cleared in software with the SEI and CLI instructions, as described in the instruction set reference.

0

0

0

0

#### Bit 6 – T: Bit Copy Storage

The Bit Copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source or destination for the operated bit. A bit from a register in the Register File can be copied into T by the BST instruction, and a bit in T can be copied into a bit in a register in the Register File by the BLD instruction.

#### • Bit 5 – H: Half Carry Flag

The Half Carry Flag H indicates a Half Carry in some arithmetic operations. Half Carry is useful in BCD arithmetic. See the "Instruction Set Description" for detailed information.

#### Bit 4 – S: Sign Bit, S = N ⊕ V

The S-bit is always an exclusive or between the Negative Flag N and the Two's Complement Overflow Flag V. See the "Instruction Set Description" for detailed information.

#### • Bit 3 – V: Two's Complement Overflow Flag

The Two's Complement Overflow Flag V supports two's complement arithmetics. See the "Instruction Set Description" for detailed information.

#### • Bit 2 – N: Negative Flag

The Negative Flag N indicates a negative result in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

#### • Bit 1 – Z: Zero Flag

The Zero Flag Z indicates a zero result in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.



#### • Bit 0 – C: Carry Flag

The Carry Flag C indicates a carry in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

**General Purpose Register File** The Register File is optimized for the AVR Enhanced RISC instruction set. In order to achieve the required performance and flexibility, the following input/output schemes are supported by the Register File:

- One 8-bit output operand and one 8-bit result input.
- Two 8-bit output operands and one 8-bit result input.
- Two 8-bit output operands and one 16-bit result input.
- One 16-bit output operand and one 16-bit result input.

Figure 4 shows the structure of the 32 general purpose working registers in the CPU.

	7	0	Addr.	
	RC	)	0x00	
	R1		0x01	
	R2	2	0x02	
	R1	3	0x0D	
General	R1	4	0x0E	
Purpose	R1	5	0x0F	
Working	R1	6	0x10	
Registers	R1	7	0x11	
	R2	6	0x1A	X-register Low Byte
	R2	7	0x1B	X-register High Byte
	R2	8	0x1C	Y-register Low Byte
	R2	9	0x1D	Y-register High Byte
	R3	0	0x1E	Z-register Low Byte
	R3	1	0x1F	Z-register High Byte

Figure 4. AVR CPU General Purpose Working Registers

Most of the instructions operating on the Register File have direct access to all registers, and most of them are single cycle instructions.

As shown in Figure 4, each register is also assigned a data memory address, mapping them directly into the first 32 locations of the user data space. Although not being physically implemented as SRAM locations, this memory organization provides great flexibility in access of the registers, as the X-, Y-, and Z-pointer registers can be set to index any register in the file.



X-, Y-, and Z-register The registers R26..R31 have some added functions to their general purpose usage. These registers are 16-bit address pointers for indirect addressing of the data space. The three indirect address registers X, Y, and Z are defined as described in Figure 5.



Figure 5. The X-, Y-, and Z-Registers

In the different addressing modes these address registers have functions as fixed displacement, automatic increment, and automatic decrement (see the Instruction Set Reference for details).

#### Stack Pointer

The Stack is mainly used for storing temporary data, for storing local variables and for storing return addresses after interrupts and subroutine calls. The Stack Pointer Register always points to the top of the Stack. Note that the Stack is implemented as growing from higher memory locations to lower memory locations. This implies that a Stack PUSH command decreases the Stack Pointer. If software reads the Program Counter from the Stack after a call or an interrupt, unused bits (bit 15) should be masked out.

The Stack Pointer points to the data SRAM Stack area where the subroutine and interrupt Stacks are located. This Stack space in the data SRAM must be defined by the program before any subroutine calls are executed or interrupts are enabled. The Stack Pointer must be set to point above 0x60. The Stack Pointer is decremented by one when data is pushed onto the Stack with the PUSH instruction, and it is decremented by two when the return address is pushed onto the Stack with subroutine call or interrupt. The Stack Pointer is incremented by one when data is popped from the Stack with the POP instruction, and it is incremented by two when data is popped from the Stack with return from subroutine RET or return from interrupt RETI.

The AVR Stack Pointer is implemented as two 8-bit registers in the I/O space. The number of bits actually used is implementation dependent. Note that the data space in some implementations of the AVR architecture is so small that only SPL is needed. In this case, the SPH Register will not be present.

Bit	15	14	13	12	11	10	9	8	
0x3E (0x5E)	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	SPH
0x3D (0x5D)	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	SPL
	7	6	5	4	3	2	1	0	-
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

#### Instruction Execution Timing

This section describes the general access timing concepts for instruction execution. The AVR CPU is driven by the CPU clock  $clk_{CPU}$ , directly generated from the selected clock source for the chip. No internal clock division is used.



Figure 6 shows the parallel instruction fetches and instruction executions enabled by the Harvard architecture and the fast-access Register File concept. This is the basic pipelining concept to obtain up to 1 MIPS per MHz with the corresponding unique results for functions per cost, functions per clocks, and functions per power-unit.



Figure 6. The Parallel Instruction Fetches and Instruction Executions

Figure 7 shows the internal timing concept for the Register File. In a single clock cycle an ALU operation using two register operands is executed, and the result is stored back to the destination register.

Figure 7. Single Cycle ALU Operation



**Reset and** Interrupt Handling Interrupt Handling The AVR provides several different interrupt sources. These interrupts and the separate Reset Vector each have a separate program vector in the program memory space. All interrupts are assigned individual enable bits which must be written logic one together with the Global Interrupt Enable bit in the Status Register in order to enable the interrupt. Depending on the Program Counter value, interrupts may be automatically disabled when Boot Lock bits BLB02 or BLB12 are programmed. This feature improves software security. See the section "Memory Programming" on page 290 for details.

The lowest addresses in the program memory space are by default defined as the Reset and Interrupt Vectors. The complete list of vectors is shown in "Interrupts" on page 61. The list also determines the priority levels of the different interrupts. The lower the address the higher is the priority level. RESET has the highest priority, and next is INTO – the External Interrupt Request 0. The Interrupt Vectors can be moved to the start of the Boot Flash section by setting the IVSEL bit in the MCU Control Register (MCUCR). Refer to "Interrupts" on page 61 for more information. The Reset Vector can also be moved to the start of the Boot Flash section by programming the BOOTRST Fuse, see "Boot Loader Support – Read-While-Write Self-programming" on page 277.



When an interrupt occurs, the Global Interrupt Enable I-bit is cleared and all interrupts are disabled. The user software can write logic one to the I-bit to enable nested interrupts. All enabled interrupts can then interrupt the current interrupt routine. The I-bit is automatically set when a Return from Interrupt instruction – RETI – is executed.

There are basically two types of interrupts. The first type is triggered by an event that sets the interrupt flag. For these interrupts, the Program Counter is vectored to the actual Interrupt Vector in order to execute the interrupt handling routine, and hardware clears the corresponding interrupt flag. Interrupt flags can also be cleared by writing a logic one to the flag bit position(s) to be cleared. If an interrupt condition occurs while the corresponding interrupt enable bit is cleared, the interrupt flag will be set and remembered until the interrupt is enabled, or the flag is cleared by software. Similarly, if one or more interrupt conditions occur while the Global Interrupt Enable bit is cleared until the interrupt Enable bit is set, and will then be executed by order of priority.

The second type of interrupts will trigger as long as the interrupt condition is present. These interrupts do not necessarily have interrupt flags. If the interrupt condition disappears before the interrupt is enabled, the interrupt will not be triggered.

When the AVR exits from an interrupt, it will always return to the main program and execute one more instruction before any pending interrupt is served.

Note that the Status Register is not automatically stored when entering an interrupt routine, nor restored when returning from an interrupt routine. This must be handled by software.

When using the CLI instruction to disable interrupts, the interrupts will be immediately disabled. No interrupt will be executed after the CLI instruction, even if it occurs simultaneously with the CLI instruction. The following example shows how this can be used to avoid interrupts during the timed EEPROM write sequence.

```
Assembly Code Example
   in r16, SREG
                       ; store SREG value
   cli
           ; disable interrupts during timed sequence
    sbi EECR, EEMWE
                      ; start EEPROM write
    sbi EECR, EEWE
   out SREG, r16
                       ; restore SREG value (I-bit)
C Code Example
    char cSREG;
   cSREG = SREG; /* store SREG value */
    /* disable interrupts during timed sequence */
    _CLI();
   EECR |= (1<<EEMWE); /* start EEPROM write */
   EECR \mid = (1 < < EEWE);
```



SREG = cSREG; /\* restore SREG value (I-bit) \*/

When using the SEI instruction to enable interrupts, the instruction following SEI will be executed before any pending interrupts, as shown in this example.

Assembly Code Example
<b>sei</b> ; set global interrupt enable
<b>sleep</b> ; enter sleep, waiting for interrupt
; note: will enter sleep before any pending
; interrupt(s)
C Code Example
_SEI(); /* set global interrupt enable */
_SLEEP(); /* enter sleep, waiting for interrupt */
<pre>/* note: will enter sleep before any pending interrupt(s) */</pre>

## Interrupt Response Time

The interrupt execution response for all the enabled AVR interrupts is four clock cycles minimum. After four clock cycles the program vector address for the actual interrupt handling routine is executed. During this four clock cycle period, the Program Counter is pushed onto the Stack. The vector is normally a jump to the interrupt routine, and this jump takes three clock cycles. If an interrupt occurs during execution of a multi-cycle instruction, this instruction is completed before the interrupt is served. If an interrupt occurs when the MCU is in sleep mode, the interrupt execution response time is increased by four clock cycles. This increase comes in addition to the start-up time from the selected sleep mode.

A return from an interrupt handling routine takes four clock cycles. During these four clock cycles, the Program Counter (two bytes) is popped back from the Stack, the Stack Pointer is incremented by two, and the I-bit in SREG is set.



### **AVR Memories**

This section describes the different memories in the ATmega64. The AVR architecture has two main memory spaces, the Data Memory and the Program Memory space. In addition, the ATmega64 features an EEPROM Memory for data storage. All three memory spaces are linear and regular.

#### In-System Reprogrammable Flash Program Memory

The ATmega64 contains 64 Kbytes On-chip In-System Reprogrammable Flash memory for program storage. Since all AVR instructions are 16 bits or 32 bits wide, the Flash is organized as 32K x 16. For software security, the Flash Program memory space is divided into two sections, Boot Program section and Application Program section.

The Flash memory has an endurance of at least 10,000 write/erase cycles. The ATmega64 Program Counter (PC) is 15 bits wide, thus addressing the 32K program memory locations. The operation of Boot Program section and associated Boot Lock bits for software protection are described in detail in "Boot Loader Support – Read-While-Write Self-programming" on page 277. "Memory Programming" on page 290 contains a detailed description on Flash programming in SPI, JTAG, or Parallel Programming mode.

Constant tables can be allocated within the entire program memory address space (see the LPM – Load Program Memory instruction description).

Timing diagrams for instruction fetch and execution are presented in "Instruction Execution Timing" on page 14.

Figure 8. Program Memory Map





# SRAM DataThe ATmega64 supports two different configurations for the SRAM data memory as listed in<br/>Table 1.MemoryTable 1.

#### Table 1. Memory Configurations

Configuration	Internal SRAM Data Memory	External SRAM Data Memory
Normal mode	4096	up to 64K
ATmega103 compatibility mode	4000	up to 64K

Figure 9 on page 20 shows how the ATmega64 SRAM Memory is organized.

The ATmega64 is a complex microcontroller with more peripheral units than can be supported within the 64 locations reserved in the Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 - 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used. The Extended I/O space does not exist when the ATmega64 is in the ATmega103 compatibility mode.

The first 4,352 data memory locations address both the Register File, the I/O memory, Extended I/O memory, and the internal data SRAM. The first 32 locations address the Register File, the next 64 location the standard I/O memory, then 160 locations of Extended I/O memory, and the next 4,096 locations address the internal data SRAM.

In ATmega103 compatibility mode, the first 4,096 data memory locations address both the Register File, the I/O memory and the internal data SRAM. The first 32 locations address the Register File, the next 64 location the standard I/O memory, and the next 4,000 locations address the internal data SRAM.

An optional external data SRAM can be used with the ATmega64. This SRAM will occupy an area in the remaining address locations in the 64K address space. This area starts at the address following the internal SRAM. The Register File, I/O, Extended I/O and internal SRAM occupy the lowest 4,352 bytes in Normal mode, and the lowest 4,096 bytes in the ATmega103 compatibility mode (Extended I/O not present), so when using 64 Kbytes(65,536 bytes) of External memory, 61,184 Bytes of External memory are available in Normal mode, and 61,440 Bytes in ATmega103 compatibility mode. See "External Memory Interface" on page 27 for details on how to take advantage of the external memory map.

When the addresses accessing the SRAM memory space exceeds the internal data memory locations, the external data SRAM is accessed using the same instructions as for the internal data memory access. When the internal data memories are accessed, the read and write strobe pins (PG0 and PG1) are inactive during the whole access cycle. External SRAM operation is enabled by setting the SRE bit in the MCUCR Register.

Accessing external SRAM takes one additional clock cycle per byte compared to access of the internal SRAM. This means that the commands LD, ST, LDS, STS, LDD, STD, PUSH, and POP take one additional clock cycle. If the Stack is placed in external SRAM, interrupts, subroutine calls and returns take three clock cycles extra because the 2-byte Program Counter is pushed and popped, and external memory access does not take advantage of the internal pipeline memory access. When external SRAM interface is used with wait state, one-byte external access takes two, three, or four additional clock cycles for one, two, and three wait states respectively. Interrupt, subroutine calls and returns will need five, seven, or nine clock cycles more than specified in the AVR Instruction Set manual for one, two, and three waitstates.

The five different addressing modes for the data memory cover: Direct, Indirect with Displacement, Indirect, Indirect with Pre-decrement, and Indirect with Post-increment. In the Register File, registers R26 to R31 feature the indirect addressing pointer registers.

The direct addressing reaches the entire data space.



The Indirect with Displacement mode reaches 63 address locations from the base address given by the Y- or Z-register.

When using register indirect addressing modes with automatic pre-decrement and post-increment, the address registers X, Y, and Z are decremented or incremented.

The 32 general purpose working registers, 64 I/O Registers, 160 extended I/O Registers, and the 4,096 bytes of internal data SRAM in the ATmega64 are all accessible through all these addressing modes. The Register File is described in "General Purpose Register File" on page 13.



Figure 9. Data Memory Map



Data Memory Access Times

This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two clk<sub>CPU</sub> cycles as described in Figure 10.



#### Figure 10. On-chip Data SRAM Access Cycles

EEPROM DataThe ATmega64 contains 2 Kbytes of data EEPROM memory. It is organized as a separate data<br/>space, in which single bytes can be read and written. The EEPROM has an endurance of at<br/>least 100,000 write/erase cycles. The access between the EEPROM and the CPU is described<br/>in the following, specifying the EEPROM Address Registers, the EEPROM Data Register, and<br/>the EEPROM Control Register.

"Memory Programming" on page 290 contains a detailed description on EEPROM programming in SPI, JTAG, or Parallel Programming mode.

**EEPROM Read/Write** The EEPROM Access Registers are accessible in the I/O space.

The write access time for the EEPROM is given in Table 2 on page 24. A self-timing function, however, lets the user software detect when the next byte can be written. If the user code contains instructions that write the EEPROM, some precautions must be taken. In heavily filtered power supplies,  $V_{CC}$  is likely to rise or fall slowly on Power-up/down. This causes the device for some period of time to run at a voltage lower than specified as minimum for the clock frequency used. See "Preventing EEPROM Corruption" on page 26. for details on how to avoid problems in these situations.

In order to prevent unintentional EEPROM writes, a specific write procedure must be followed. Refer to the description of the EEPROM Control Register for details on this.

When the EEPROM is read, the CPU is halted for four clock cycles before the next instruction is executed. When the EEPROM is written, the CPU is halted for two clock cycles before the next instruction is executed.



Access

#### EEARH and EEARL – EEPROM Address Register

Bit	15	14	13	12	11	10	9	8	
0x1F (0x3F)	-	-	-	-	-	EEAR10	EEAR9	EEAR8	EEARH
0x1E (0x3E)	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	EEARL
	7	6	5	4	3	2	1	0	
Read/Write	R	R	R	R	R	R/W	R/W	R/W	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	Х	Х	Х	
	х	х	Х	х	х	х	Х	х	

#### • Bits 15..11 - Res: Reserved Bits

These are reserved bits and will always read as zero. When writing to this address location, write these bits to zero for compatibility with future devices.

#### Bits 10..0 – EEAR10..0: EEPROM Address

The EEPROM Address Registers – EEARH and EEARL specify the EEPROM address in the 2 Kbytes EEPROM space. The EEPROM data bytes are addressed linearly between 0 and 2,048. The Initial Value of EEAR is undefined. A proper value must be written before the EEPROM may be accessed.

#### EEDR – EEPROM Data Register



#### • Bits 7..0 - EEDR7.0: EEPROM Data

For the EEPROM write operation, the EEDR Register contains the data to be written to the EEPROM in the address given by the EEAR Register. For the EEPROM read operation, the EEDR contains the data read out from the EEPROM at the address given by EEAR.

#### EECR – EEPROM Control Register

Bit	7	6	5	4	3	2	1	0	_
0x1C (0x3C)	-	-	-	-	EERIE	EEMWE	EEWE	EERE	EECR
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W	-
Initial Value	0	0	0	0	0	0	Х	0	

#### • Bits 7..4 - Res: Reserved Bits

These bits are reserved bits in the ATmega64 and will always read as zero.

#### • Bit 3 – EERIE: EEPROM Ready Interrupt Enable

Writing EERIE to one enables the EEPROM Ready Interrupt if the I-bit in SREG is set. Writing EERIE to zero disables the interrupt. The EEPROM Ready Interrupt generates a constant interrupt when EEWE is cleared.



#### • Bit 2 – EEMWE: EEPROM Master Write Enable

The EEMWE bit determines whether setting EEWE to one causes the EEPROM to be written. When EEMWE is written to one, writing EEWE to one within four clock cycles will write data to the EEPROM at the selected address. If EEMWE is zero, writing EEWE to one will have no effect. When EEMWE has been written to one by software, hardware clears the bit to zero after four clock cycles. See the description of the EEWE bit for an EEPROM write procedure.

#### • Bit 1 – EEWE: EEPROM Write Enable

The EEPROM Write Enable Signal EEWE is the write strobe to the EEPROM. When address and data are correctly set up, the EEWE bit must be set to write the value into the EEPROM. The EEMWE bit must be set when the logical one is written to EEWE, otherwise no EEPROM write takes place. The following procedure should be followed when writing the EEPROM (the order of steps 3 and 4 is not essential):

- 1. Wait until EEWE becomes zero.
- 2. Wait until SPMEN in SPMCSR becomes zero.
- 3. Write new EEPROM address to EEAR (optional).
- 4. Write new EEPROM data to EEDR (optional).
- 5. Write a logical one to the EEMWE bit while writing a zero to EEWE in EECR.
- 6. Within four clock cycles after setting EEMWE, write a logical one to EEWE.

The EEPROM can not be programmed during a CPU write to the Flash memory. The software must check that the Flash programming is completed before initiating a new EEPROM write. Step 2 is only relevant if the software contains a Boot Loader allowing the CPU to program the Flash. If the Flash is never being updated by the CPU, step 2 can be omitted. See "Boot Loader Support – Read-While-Write Self-programming" on page 277 for details about Boot programming.

**Caution:** An interrupt between step 5 and step 6 will make the write cycle fail, since the EEPROM Master Write Enable will time-out. If an interrupt routine accessing the EEPROM is interrupting another EEPROM access, the EEAR or EEDR Register will be modified, causing the interrupted EEPROM access to fail. It is recommended to have the Global Interrupt Flag cleared during the four last steps to avoid these problems.

When the write access time has elapsed, the EEWE bit is cleared by hardware. The user software can poll this bit and wait for a zero before writing the next byte. When EEWE has been set, the CPU is halted for two cycles before the next instruction is executed.

#### Bit 0 – EERE: EEPROM Read Enable

The EEPROM Read Enable Signal EERE is the read strobe to the EEPROM. When the correct address is set up in the EEAR Register, the EERE bit must be written to a logic one to trigger the EEPROM read. The EEPROM read access takes one instruction, and the requested data is available immediately. When the EEPROM is read, the CPU is halted for four cycles before the next instruction is executed.

The user should poll the EEWE bit before starting the read operation. If a write operation is in progress, it is neither possible to read the EEPROM, nor to change the EEAR Register.

The calibrated Oscillator is used to time the EEPROM accesses. Table 2 lists the typical programming time for EEPROM access from the CPU.



 Table 2.
 EEPROM Programming Time<sup>(1)</sup>

Symbol	Number of Calibrated RC Oscillator Cycles	Typ Programming Time
EEPROM write (from CPU)	8448	8.4 ms

Note: 1. Uses 1 MHz clock, independent of CKSEL Fuse settings.

The following code examples show one assembly and one C function for writing to the EEPROM. The examples assume that interrupts are controlled (for example, by disabling interrupts globally) so that no interrupts will occur during execution of these functions. The examples also assume that no Flash boot loader is present in the software. If such code is present, the EEPROM write function must also wait for any ongoing SPM command to finish.

Assembly Code Example EEPROM write: ; Wait for completion of previous write sbic EECR, EEWE rjmp EEPROM write ; Set up address (r18:r17) in address register out EEARH, r18 out EEARL, r17 ; Write data (r16) to data register out EEDR, r16 ; Write logical one to EEMWE sbi EECR, EEMWE ; Start eeprom write by setting EEWE sbi EECR, EEWE ret C Code Example void EEPROM write (unsigned int uiAddress, unsigned char ucData) { /\* Wait for completion of previous write \*/ while(EECR & (1<<EEWE)) ; /\* Set up address and data registers \*/ EEAR = uiAddress; EEDR = ucData; /\* Write logical one to EEMWE \*/ EECR | = (1 < < EEMWE);/\* Start eeprom write by setting EEWE \*/  $EECR \mid = (1 < < EEWE);$ }



The next code examples show assembly and C functions for reading the EEPROM. The examples assume that interrupts are controlled so that no interrupts will occur during execution of these functions.

EEPRO	DM_read:
; 1	Nait for completion of previous write
sbi	c EECR, EEWE
rjn	np EEPROM_read
; 5	Set up address (r18:r17) in address register
out	EEARH, r18
out	: EEARL, r17
; 5	Start eeprom read by writing EERE
sbi	EECR, EERE
; F	Read data from data register
in	r16,EEDR
ret	
	z Example
Code E	
Code E	Example
Code E	Example
Code E unsig { /*	Example gned char EEPROM_read(unsigned int uiAddress)
Code E unsig { /*	Example gned char EEPROM_read(unsigned int uiAddress) Wait for completion of previous write */
Code E unsig { /* whi ;	Example gned char EEPROM_read(unsigned int uiAddress) Wait for completion of previous write */
Code E unsig { /* whi ; /*	Example gned char EEPROM_read(unsigned int uiAddress) Wait for completion of previous write */ Lle(EECR & (1< <eewe))< td=""></eewe))<>
Code E unsig { /* whi ; /* EE4	Example gned char EEPROM_read(unsigned int uiAddress) Wait for completion of previous write */ Lle(EECR & (1< <eewe)) Set up address register */</eewe)) 
Code E unsig { /* whi ; /* EE7 /*	Example gned char EEPROM_read(unsigned int uiAddress) Wait for completion of previous write */ Lle(EECR & (1< <eewe)) Set up address register */ AR = uiAddress;</eewe)) 
Code E unsig { /* whi ; /* EEZ /* EEZ	Example gned char EEPROM_read(unsigned int uiAddress) Wait for completion of previous write */ Lle(EECR & (1< <eewe)) Set up address register */ AR = uiAddress; Start eeprom read by writing EERE */</eewe)) 

#### EEPROM Write During Power-down Sleep Mode

When entering Power-down Sleep mode while an EEPROM write operation is active, the EEPROM write operation will continue, and will complete before the Write Access time has passed. However, when the write operation is completed, the oscillator continues running, and as a consequence, the device does not enter Power-down entirely. It is therefore recommended to verify that the EEPROM write operation is completed before entering Power-down.



#### Preventing EEPROM Corruption

During periods of low V<sub>CC</sub>, the EEPROM data can be corrupted because the supply voltage is too low for the CPU and the EEPROM to operate properly. These issues are the same as for board level systems using EEPROM, and the same design solutions should be applied.

An EEPROM data corruption can be caused by two situations when the voltage is too low. First, a regular write sequence to the EEPROM requires a minimum voltage to operate correctly. Secondly, the CPU itself can execute instructions incorrectly, if the supply voltage is too low.

EEPROM data corruption can easily be avoided by following this design recommendation:

Keep the AVR RESET active (low) during periods of insufficient power supply voltage. This can be done by enabling the internal Brown-out Detector (BOD). If the detection level of the internal BOD does not match the needed detection level, an external low  $V_{CC}$  Reset Protection circuit can be used. If a reset occurs while a write operation is in progress, the write operation will be completed provided that the power supply voltage is sufficient.

#### I/O Memory

The I/O space definition of the ATmega64 is shown in "Register Summary" on page 370.

All ATmega64 I/Os and peripherals are placed in the I/O space. All I/O locations may be accessed by the LD/LDS/LDD and ST/STS/STD instructions, transferring data between the 32 general purpose working registers and the I/O space. I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions. Refer to the instruction set section for more details. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega64 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 - 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used. The Extended I/O space is replaced with SRAM locations when the ATmega64 is in the ATmega103 compatibility mode.

For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

The I/O and peripherals control registers are explained in later sections.



#### External Memory Interface

With all the features that the External Memory Interface provides, it is well suited to operate as an interface to memory devices such as external SRAM and Flash, and peripherals such as LCD-display, A/D, and D/A. The main features are:

- Four different wait-state settings (Including no wait-state).
- Independent wait-state setting for different external memory sectors (configurable sector size).
- The number of bits dedicated to address high byte is selectable.
- Bus Keepers on data lines to minimize current consumption (optional).

#### Overview

When the eXternal MEMory (XMEM) is enabled, address space outside the internal SRAM becomes available using the dedicated external memory pins (see Figure 1 on page 2, Table 27 on page 73, Table 33 on page 77, and Table 45 on page 85). The memory configuration is shown in Figure 11.



#### Figure 11. External Memory with Sector Select<sup>(1)</sup>

Note: 1. ATmega64 in non ATmega103 compatibility mode: Memory Configuration A is available (Memory Configuration B N/A).
 ATmega64 in mega103 compatibility mode: Memory Configuration B is available (Memory Configuration A N/A).



#### ATmega103 Compatibility

Both External Memory Control Registers, XMCRA and XMCRB, are placed in Extended I/O space. In ATmega103 compatibility mode, these registers are not available, and the features selected by these registers are not available. The device is still ATmega103 compatible, as these features did not exist in ATmega103. The limitations in ATmega103 compatibility mode are:

- Only two wait-state settings are available (SRW1n = 0b00 and SRW1n = 0b01).
- The number of bits that are assigned to address high byte are fixed.
- The external memory section cannot be divided into sectors with different wait-state settings.
- Bus Keeper is not available.
- RD, WR, and ALE pins are output only (Port G in ATmega64).

#### Using the External Memory Interface

The interface consists of:

- AD7:0: Multiplexed low-order address bus and data bus.
- A15:8: High-order address bus (configurable number of bits).
- ALE: Address latch enable.
- RD: Read strobe.
- WR: Write strobe.

The control bits for the External Memory Interface are located in three registers, the MCU Control Register – MCUCR, the External Memory Control Register A – XMCRA, and the External Memory Control Register B – XMCRB.

When the XMEM interface is enabled, the XMEM interface will override the setting in the Data Direction Registers that corresponds to the ports dedicated to the XMEM interface. For details about the port override, see the alternate functions in section "I/O Ports" on page 66. The XMEM interface will auto-detect whether an access is internal or external. If the access is external, the XMEM interface will output address, data, and the control signals on the ports according to Figure 13 (this figure shows the wave forms without wait states). When ALE goes from high-to-low, there is a valid address on AD7:0. ALE is low during a data transfer. When the XMEM interface is enabled, also an internal access will cause activity on address-, data- and ALE ports, but the  $\overline{RD}$  and  $\overline{WR}$  strobes will not toggle during internal access. When the external memory interface is disabled, the normal pin and data direction settings are used. Note that when the XMEM interface is disabled, the address space above the internal SRAM boundary is not mapped into the internal SRAM. Figure 12 illustrates how to connect an external SRAM to the AVR using an octal latch (typically 74 × 573 or equivalent) which is transparent when G is high.

#### Address Latch Requirements

Due to the high-speed operation of the XRAM interface, the address latch must be selected with care for system frequencies above 8 MHz @ 4V and 4 MHz @ 2.7V. When operating at conditions above these frequencies, the typical old style 74HC series latch becomes inadequate. The external memory interface is designed in compliance to the 74AHC series latch. However, most latches can be used as long they comply with the main timing parameters. The main parameters for the address latch are:

- D to Q propagation delay (t<sub>pd</sub>).
- Data setup time before G low (t<sub>su</sub>).
- Data (address) hold time after G low (<sub>th</sub>).

The external memory interface is designed to guaranty minimum address hold time after G is asserted low of  $t_h = 5$  ns (refer to  $t_{LAXX\_LD}/t_{LLAXX\_ST}$  in Table 137 to Table 144 on page 337). The D to Q propagation delay ( $t_{pd}$ ) must be taken into consideration when calculating the access time requirement of the external component. The data setup time before G low ( $t_{su}$ ) must not exceed address valid to ALE low ( $t_{AVLLC}$ ) minus PCB wiring delay (dependent on the capacitive load).







Pull-up and BusThe pull-ups on the AD7:0 ports may be activated if the corresponding Port Register is written to<br/>one. To reduce power consumption in sleep mode, it is recommended to disable the pull-ups by<br/>writing the Port Register to zero before entering sleep.

The XMEM interface also provides a Bus Keeper on the AD7:0 lines. The Bus Keeper can be disabled and enabled in software as described in "XMCRB – External Memory Control Register B" on page 34. When enabled, the Bus Keeper will ensure a defined logic level (zero or one) on the AD7:0 bus when these lines would otherwise be tri-stated by the XMEM interface.

**Timing** External memory devices have different timing requirements. To meet these requirements, the ATmega64 XMEM interface provides four different wait states as shown in Table 4. It is important to consider the timing specification of the external memory device before selecting the wait-state. The most important parameters are the access time for the external memory is defined to be the set-up requirement of the ATmega64. The access time for the external memory is defined to be the time from receiving the chip select/address until the data of this address actually is driven on the bus. The access time cannot exceed the time from the ALE pulse is asserted low until data must be stable during a read sequence (t<sub>LLRL</sub>+ t<sub>RLRH</sub> - t<sub>DVRH</sub> in Table 137 to Table 144 on page 337). The different wait states are set up in software. As an additional feature, it is possible to divide the external memory space in two sectors with individual wait-state settings. This makes it possible to connect two different memory devices with different timing requirements to the same XMEM interface. For XMEM interface timing details, please refer to Figure 159 to Figure 162, and Table 137 to Table 144.

Note that the XMEM interface is asynchronous and that the waveforms in the following figures are related to the internal system clock. The skew between the internal and external clock (XTAL1) is not guaranteed (varies between devices, temperature, and supply voltage). Consequently the XMEM interface is not suited for synchronous operation.





## **Figure 13.** External Data Memory Cycles without Wait State<sup>(1)</sup> (SRWn1 = 0 and SRWn0 =0)

 SRWn1 = SRW11 (upper sector) or SRW01 (lower sector), SRWn0 = SRW10 (upper sector) or SRW00 (lower sector).
 The ALE pulse in period T4 is only present if the next instruction accesses the RAM (internal or external).

**Figure 14.** External Data Memory Cycles with SRWn1 = 0 and SRWn0 =  $1^{(1)}$ 



Note: 1. SRWn1 = SRW11 (upper sector) or SRW01 (lower sector), SRWn0 = SRW10 (upper sector) or SRW00 (lower sector).
 The ALE pulse in period T5 is only present if the next instruction accesses the RAM (internal or external).





**Figure 15.** External Data Memory Cycles with SRWn1 = 1 and SRWn0 =  $0^{(1)}$ 

Note: 1. SRWn1 = SRW11 (upper sector) or SRW01 (lower sector), SRWn0 = SRW10 (upper sector) or SRW00 (lower sector).
 The ALE pulse in period T6 is only present if the next instruction accesses the RAM (internal or external).





Note: 1. SRWn1 = SRW11 (upper sector) or SRW01 (lower sector), SRWn0 = SRW10 (upper sector) or SRW00 (lower sector).

The ALE pulse in period T7 is only present if the next instruction accesses the RAM (internal or external).



#### XMEM Register Description

MCUCR – MCU Control Register

Bit	7	6	5	4	3	2	1	0	_
0x35 (0x55)	SRE	SRW10	SE	SM1	SM0	SM2	IVSEL	IVCE	MCUCR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – SRE: External SRAM/XMEM Enable

Writing SRE to one enables the External Memory Interface. The pin functions AD7:0, A15:8, ALE, WR, and RD are activated as the alternate pin functions. The SRE bit overrides any pin direction settings in the respective data direction registers. Writing SRE to zero, disables the External Memory Interface and the normal pin and data direction settings are used.

#### • Bit 6 - SRW10: Wait State Select Bit

For a detailed description in non ATmega103 compatibility mode, see common description for the SRWn bits below (XMRA description). In ATmega103 compatibility mode, writing SRW10 to one enables the wait state and one extra cycle is added during read/write strobe as shown in Figure 14.



#### • Bit 7 - Res: Reserved Bit

This is a reserved bit and will always read as zero. When writing to this address location, write this bit to zero for compatibility with future devices.

#### • Bit 6..4 - SRL2, SRL1, SRL0: Wait State Sector Limit

It is possible to configure different wait states for different external memory addresses. The external memory address space can be divided in two sectors that have separate wait-state bits. The SRL2, SRL1, and SRL0 bits select the split of the sectors, see Table 3 and Figure 11. By default, the SRL2, SRL1, and SRL0 bits are set to zero and the entire external memory address space is treated as one sector. When the entire SRAM address space is configured as one sector, the wait states are configured by the SRW11 and SRW10 bits.



SRL2	SRL1	SRL0	Sector Limits
0	0	0	Lower sector = N/A Upper sector = 0x1100 - 0xFFFF
0	0	1	Lower sector = 0x1100 - 0x1FFF Upper sector = 0x2000 - 0xFFFF
0	1	0	Lower sector = 0x1100 - 0x3FFF Upper sector = 0x4000 - 0xFFFF
0	1	1	Lower sector = 0x1100 - 0x5FFF Upper sector = 0x6000 - 0xFFFF
1	0	0	Lower sector = 0x1100 - 0x7FFF Upper sector = 0x8000 - 0xFFFF
1	0	1	Lower sector = 0x1100 - 0x9FFF Upper sector = 0xA000 - 0xFFFF
1	1	0	Lower sector = 0x1100 - 0xBFFF Upper sector = 0xC000 - 0xFFFF
1	1	1	Lower sector = 0x1100 - 0xDFFF Upper sector = 0xE000 - 0xFFFF

 Table 3.
 Sector Limits with Different Settings of SRL2..0

#### • Bit 1 and Bit 6 MCUCR - SRW11, SRW10: Wait State Select Bits for Upper Sector

The SRW11 and SRW10 bits control the number of wait states for the upper sector of the external memory address space, see Table 4.

#### • Bit 3..2 - SRW01, SRW00: Wait State Select Bits for Lower Sector

The SRW01 and SRW00 bits control the number of wait states for the lower sector of the external memory address space, see Table 4.

SRWn1	SRWn0	Wait States	
0	0	No wait states	
0	1	Wait one cycle during read/write strobe	
1	0	Wait two cycles during read/write strobe	
1	1	Wait two cycles during read/write and wait one cycle before driving out new address	

 Table 4.
 Wait States<sup>(1)</sup>

Note: 1. n = 0 or 1 (lower/upper sector).

For further details of the timing and wait states of the External Memory Interface, see Figure 13 to Figure 16 how the setting of the SRW bits affects the timing.

#### • Bit 0 - Res: Reserved Bit

This is a reserved bit and will always read as zero. When writing to this address location, write this bit to zero for compatibility with future devices.



#### XMCRB – External Memory Control Register B



#### • Bit 7 – XMBK: External Memory Bus Keeper Enable

Writing XMBK to one enables the Bus Keeper on the AD7:0 lines. When the Bus Keeper is enabled, it will ensure a defined logic level (zero or one) on AD7:0 when they would otherwise be tri-stated. Writing XMBK to zero disables the Bus Keeper. XMBK is not qualified with SRE, so even if the XMEM interface is disabled, the Bus Keepers are still activated as long as XMBK is one.

#### Bit 6..3 – Res: Reserved Bits

These are reserved bits and will always read as zero. When writing to this address location, write these bits to zero for compatibility with future devices.

#### • Bit 2..0 – XMM2, XMM1, XMM0: External Memory High Mask

When the External Memory is enabled, all Port C pins are default used for the high address byte. If the full 60 Kbytes address space is not required to access the external memory, some, or all, Port C pins can be released for normal port pin function as described in Table 5. As described in "Using all 64Kbytes Locations of External Memory" on page 36, it is possible to use the XMMn bits to access all 64 Kbytes locations of the external memory.

XMM2	XMM1	XMM0	# Bits for External Memory Address	Released Port Pins
0	0	0	8 (Full 60 Kbytes space)	None
0	0	1	7	PC7
0	1	0	6	PC7 - PC6
0	1	1	5	PC7 - PC5
1	0	0	4	PC7 - PC4
1	0	1	3	PC7 - PC3
1	1	0	2	PC7 - PC2
1	1	1	No Address high bits	Full Port C

Table 5. Port C Pins Released as Normal Port Pins when the External Memory is Enabled



#### Using all Locations of External Memory Smaller than 64 Kbytes

Since the external memory is mapped after the internal memory as shown in Figure 11, the external memory is not addressed when addressing the first 4,352 bytes of data space. It may appear that the first 4,352 bytes of the external memory are inaccessible (external memory addresses 0x0000 to 0x10FF). However, when connecting an external memory smaller than 64 Kbytes, for example 32 Kbytes, these locations are easily accessed simply by addressing from address 0x8000 to 0x90FF. Since the External Memory Address bit A15 is not connected to the external memory, addresses 0x8000 to 0x90FF will appear as addresses 0x0000 to 0x10FF for the external memory. Addressing above address 0x90FF is not recommended, since this will address an external memory location that is already accessed by another (lower) address. To the Application software, the external 32 Kbytes memory will appear as one linear 32 Kbytes address space from 0x1100 to 0x90FF. This is illustrated in Figure 17. Memory configuration B refers to the ATmega103 compatibility mode, configuration A to the non-compatible mode.

When the device is set in ATmega103 compatibility mode, the internal address space is 4,096 bytes. This implies that the first 4,096 bytes of the external memory can be accessed at addresses 0x8000 to 0x8FFF. To the Application software, the external 32 Kbytes memory will appear as one linear 32 Kbytes address space from 0x1000 to 0x8FFF.



#### Figure 17. Address Map with 32 Kbytes External Memory



#### Using all 64Kbytes Locations of External Memory

Since the external memory is mapped after the internal memory as shown in Figure 11, only 60 Kbytes of external memory is available by default (address space 0x0000 to 0x10FF is reserved for internal memory). However, it is possible to take advantage of the entire external memory by masking the higher address bits to zero. This can be done by using the XMMn bits and controlled by software the most significant bits of the address. By setting Port C to output 0x00, and releasing the most significant bits for normal Port Pin operation, the Memory Interface will address 0x0000 - 0x1FFF. See code examples below.

Assembly Code Example <sup>(1)</sup>
; OFFSET is defined to 0x2000 to ensure
; external memory access
; Configure Port C (address high byte) to
; output 0x00 when the pins are released
; for normal Port Pin operation
ldi r16, 0xFF
out DDRC, r16
ldi r16, 0x00
out PORTC, r16
; release PC7:5
ldi r16, (1< <xmm1) (1<<xmm0)<="" td=""  =""></xmm1)>
sts XMCRB, r16
; write 0xAA to address 0x0001 of external
; memory
ldi rl6, 0xaa
sts 0x0001+OFFSET, r16
; re-enable PC7:5 for external memory
ldi r16, (0< <xmm1) (0<<xmm0)< td=""></xmm1) (0<<xmm0)<>
sts XMCRB, r16
; store 0x55 to address (OFFSET + 1) of
; external memory
ldi r16, 0x55
<b>sts</b> 0x0001+OFFSET, r16
C Code Example <sup>(1)</sup>
#define OFFSET 0x2000
<pre>void XRAM_example(void)</pre>
{
unsigned char *p = (unsigned char *) (OFFSET + 1);
DDRC = 0xFF;
PORTC = 0xPP; PORTC = 0x00;
FORTE - OXOU,
XMCRB = (1< <xmm1) (1<<xmm0);<="" td=""  =""></xmm1)>
*p = 0xaa;
$XMCRB = 0 \times 00;$
$\mathbf{M}(\mathbf{M}) = \mathbf{M}(\mathbf{M}),$
*p = 0x55;
}

Note: 1. See "About Code Examples" on page 9.

Care must be exercised using this option as most of the memory is masked away.


#### System Clock and Clock Options

#### Clock Systems and their Distribution

Figure 18 presents the principal clock systems in the AVR and their distribution. All of the clocks need not be active at a given time. In order to reduce power consumption, the clocks to modules not being used can be halted by using different sleep modes, as described in "Power Management and Sleep Modes" on page 46. The clock systems are detailed below.



#### Figure 18. Clock Distribution

- **CPU Clock clk**<sub>CPU</sub> The CPU clock is routed to parts of the system concerned with operation of the AVR core. Examples of such modules are the General Purpose Register File, the Status Register and the data memory holding the Stack Pointer. Halting the CPU clock inhibits the core from performing general operations and calculations.
- **I/O Clock clk**<sub>I/O</sub> The I/O clock is used by the majority of the I/O modules, like Timer/Counters, SPI, and USART. The I/O clock is also used by the External Interrupt module, but note that some external interrupts are detected by asynchronous logic, allowing such interrupts to be detected even if the I/O clock is halted. Also note that address recognition in the TWI module is carried out asynchronously when clk<sub>I/O</sub> is halted, enabling TWI address reception in all sleep modes.
- Flash Clock clk<sub>FLASH</sub> The Flash clock controls operation of the Flash interface. The Flash clock is usually active simultaneously with the CPU clock.



Asynchronous Timer Clock – clk<sub>ASY</sub> The Asynchronous Timer clock allows the Asynchronous Timer/Counter to be clocked directly from an external 32 kHz clock crystal. The dedicated clock domain allows using this Timer/Counter as a real-time counter even when the device is in sleep mode.

- ADC Clock clk<sub>ADC</sub> The ADC is provided with a dedicated clock domain. This allows halting the CPU and I/O clocks in order to reduce noise generated by digital circuitry. This gives more accurate ADC conversion results.
- **Clock Sources** The device has the following clock source options, selectable by Flash Fuse bits as shown below. The clock from the selected source is input to the AVR clock generator, and routed to the appropriate modules.

Table 6. Device Clocking Options Select<sup>(1)</sup>

Device Clocking Option	CKSEL30
External Crystal/Ceramic Resonator	1111 - 1010
External Low-frequency Crystal	1001
External RC Oscillator	1000 - 0101
Calibrated Internal RC Oscillator	0100 - 0001
External Clock	0000

Note: 1. For all fuses "1" means unprogrammed while "0" means programmed.

The various choices for each clocking option is given in the following sections. When the CPU wakes up from Power-down or Power-save, the selected clock source is used to time the startup, ensuring stable Oscillator operation before instruction execution starts. When the CPU starts from reset, there is as an additional delay allowing the power to reach a stable level before commencing normal operation. The Watchdog Oscillator is used for timing this real-time part of the start-up time. The number of WDT Oscillator cycles used for each time-out is shown in Table 7. The frequency of the Watchdog Oscillator is voltage dependent as shown in the "Typical Characteristics" on page 340.

 Table 7.
 Number of Watchdog Oscillator Cycles

Typ Time-out (V <sub>CC</sub> = 5.0V)	Typ Time-out (V <sub>CC</sub> = 3.0V)	Number of Cycles
4.1 ms	4.3 ms	4K (4,096)
65 ms	69 ms	64K (65,536)



#### XDIV – XTAL Divide Control Register

The XTAL Divide Control Register is used to divide the source clock frequency by a number in the range 2 - 129. This feature can be used to decrease power consumption when the requirement for processing power is low.



#### • Bit 7 – XDIVEN: XTAL Divide Enable

When the XDIVEN bit is written one, the clock frequency of the CPU and all peripherals ( $clk_{I/O}$ ,  $clk_{ADC}$ ,  $clk_{CPU}$ ,  $clk_{FLASH}$ ) is divided by the factor defined by the setting of XDIV6 - XDIV0. This bit can be written run-time to vary the clock frequency as suitable to the application.

#### Bits 6..0 – XDIV6..XDIV0: XTAL Divide Select Bits 6 - 0

These bits define the division factor that applies when the XDIVEN bit is set (one). If the value of these bits is denoted *d*, the following formula defines the resulting CPU and peripherals clock frequency  $f_{clk}$ :

$$f_{\mathsf{CLK}} = \frac{\mathsf{Source clock}}{129 - d}$$

The value of these bits can only be changed when XDIVEN is zero. When XDIVEN is written to one, the value written simultaneously into XDIV6..XDIV0 is taken as the division factor. When XDIVEN is written to zero, the value written simultaneously into XDIV6..XDIV0 is rejected. As the divider divides the master clock input to the MCU, the speed of all peripherals is reduced when a division factor is used.

- Note: When the system clock is divided, Timer/Counter0 can be used with Asynchronous clock only. The frequency of the asynchronous clock must be lower than 1/4th of the frequency of the scaled down Source clock. Otherwise, interrupts may be lost, and accessing the Timer/Counter0 registers may fail.
- Default ClockThe device is shipped with CKSEL = "0001" and SUT = "10". The default clock source setting is<br/>therefore the Internal RC Oscillator with longest startup time. This default setting ensures that all<br/>users can make their desired clock source setting using an In-System or Parallel Programmer.
- **Crystal Oscillator** XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an On-chip Oscillator, as shown in Figure 19. Either a quartz crystal or a ceramic resonator may be used. The CKOPT Fuse selects between two different Oscillator amplifier modes. When CKOPT is programmed, the Oscillator output will oscillate a full rail-to-rail swing on the output. This mode is suitable when operating in a very noisy environment or when the output from XTAL2 drives a second clock buffer. This mode has a wide frequency range. When CKOPT is unprogrammed, the Oscillator has a smaller output swing. This reduces power consumption considerably. This mode has a limited frequency range and it cannot be used to drive other clock buffers.

For resonators, the maximum frequency is 8 MHz with CKOPT unprogrammed and 16 MHz with CKOPT programmed. C1 and C2 should always be equal for both crystals and resonators. The optimal value of the capacitors depends on the crystal or resonator in use, the amount of stray capacitance, and the electromagnetic noise of the environment. Some initial guidelines for choosing capacitors for use with crystals are given in Table 8. For ceramic resonators, the capacitor values given by the manufacturer should be used.



Figure 19. Crystal Oscillator Connections



The Oscillator can operate in three different modes, each optimized for a specific frequency range. The operating mode is selected by the fuses CKSEL3..1 as shown in Table 8.

Table 8. Crystal Oscillator Operating Modes

СКОРТ	CKSEL31	Frequency Range (MHz)	Recommended Range for Capacitors C1 and C2 for Use with Crystals (pF)
1	101 <sup>(1)</sup>	0.4 - 0.9	-
1	110	0.9 - 3.0	12 - 22
1	111	3.0 - 8.0	12 - 22
0	101, 110, 111	1.0 -	12 - 22

Note: 1. This option should not be used with crystals, only with ceramic resonators.

The CKSEL0 Fuse together with the SUT1..0 Fuses select the start-up times as shown in Table 9.



CKSEL0	SUT10	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	Recommended Usage
0	00	258 CK <sup>(1)</sup>	4.1 ms	Ceramic resonator, fast rising power
0	01	258 CK <sup>(1)</sup>	65 ms	Ceramic resonator, slowly rising power
0	10	1K CK <sup>(2)</sup>	_	Ceramic resonator, BOD enabled
0	11	1K CK <sup>(2)</sup>	4.1 ms	Ceramic resonator, fast rising power
1	00	1K CK <sup>(2)</sup>	65 ms	Ceramic resonator, slowly rising power
1	01	16K CK	_	Crystal Oscillator, BOD enabled
1	10	16K CK	4.1 ms	Crystal Oscillator, fast rising power
1	11	16K CK	65 ms	Crystal Oscillator, slowly rising power

Table 9. Start-up Times for the Crystal Oscillator Cloc
---

Notes: 1. These options should only be used when not operating close to the maximum frequency of the device, and only if frequency stability at start-up is not important for the application. These options are not suitable for crystals.

2. These options are intended for use with ceramic resonators and will ensure frequency stability at start-up. They can also be used with crystals when not operating close to the maximum frequency of the device, and if frequency stability at start-up is not important for the application.

**Low-frequency Crystal Oscillator** To use a 32.768 kHz watch crystal as the clock source for the device, the Low-frequency crystal Oscillator must be selected by setting the CKSEL Fuses to "1001". The crystal should be connected as shown in Figure 19. By programming the CKOPT Fuse, the user can enable internal capacitors on XTAL1 and XTAL2, thereby removing the need for external capacitors. The internal capacitors have a nominal value of 36 pF.

When this Oscillator is selected, start-up times are determined by the SUT Fuses as shown in Table 10.

SUT10	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	Recommended Usage
00	1K CK <sup>(1)</sup>	4.1 ms	Fast rising power or BOD enabled
01	1K CK <sup>(1)</sup>	65 ms	Slowly rising power
10	32K CK	65 ms	Stable frequency at start-up
11		Reserved	

Table 10. Start-up Times for the Low-frequency Crystal Oscillator Clock Selection

Note: 1. These options should only be used if frequency stability at start-up is not important for the application.



#### External RC Oscillator

For timing insensitive applications, the external RC configuration shown in Figure 20 can be used. The frequency is roughly estimated by the equation f = 1/(3RC). C should be at least 22 pF. By programming the CKOPT Fuse, the user can enable an internal 36 pF capacitor between XTAL1 and GND, thereby removing the need for an external capacitor.

Figure 20. External RC Configuration



The Oscillator can operate in four different modes, each optimized for a specific frequency range. The operating mode is selected by the fuses CKSEL3..0 as shown in Table 11.

Table 11.	External R	C Oscillator	Operating	Modes
-----------	------------	--------------	-----------	-------

CKSEL30	Frequency Range (MHz)
0101	0.1 - 0.9
0110	0.9 - 3.0
0111	3.0 - 8.0
1000	8.0 - 12.0

When this Oscillator is selected, start-up times are determined by the SUT Fuses as shown in Table 12.

 Table 12.
 Start-up Times for the External RC Oscillator Clock Selection

SUT10	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	Recommended Usage
00	18 CK	-	BOD enabled
01	18 CK	4.1 ms	Fast rising power
10	18 CK	65 ms	Slowly rising power
11	6 CK <sup>(1)</sup>	4.1 ms	Fast rising power or BOD enabled

Note: 1. This option should not be used when operating close to the maximum frequency of the device.



## Calibrated Internal RC Oscillator

The calibrated internal RC Oscillator provides a fixed 1.0 MHz, 2.0 MHz, 4.0 MHz, or 8.0 MHz clock. All frequencies are nominal values at 5V and 25°C. This clock may be selected as the system clock by programming the CKSEL Fuses as shown in Table 13. If selected, it will operate with no external components. The CKOPT Fuse should always be unprogrammed when using this clock option. During reset, hardware loads the calibration byte into the OSCCAL Register and thereby automatically calibrates the RC Oscillator. At 5V, 25°C and 1.0 MHz Oscillator frequency selected, this calibration gives a frequency within ±3% of the nominal frequency. Using run-time calibration methods as described in application notes available at www.atmel.com/avr it is possible to achieve ±1% accuracy at any given  $V_{\rm CC}$  and Temperature. When this Oscillator is used as the chip clock, the Watchdog Oscillator will still be used for the Watchdog Timer and for the Reset Time-out. For more information on the preprogrammed calibration value, see the section "Calibration Byte" on page 293.

CKSEL30	Nominal Frequency (MHz)
0001 <sup>(1)</sup>	1.0
0010	2.0
0011	4.0
0100	8.0

 Table 13. Internal Calibrated RC Oscillator Operating Modes

Note: 1. The device is shipped with this option selected.

When this Oscillator is selected, start-up times are determined by the SUT Fuses as shown in Table 14. XTAL1 and XTAL2 should be left unconnected (NC).

SUT10	Start-up Time from Power- down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	Recommended Usage
00	6 CK	_	BOD enabled
01	6 CK	4.1 ms	Fast rising power
10 <sup>(1)</sup>	6 CK	65 ms	Slowly rising power
11		Reserved	

Table 14. Start-up Times for the Internal Calibrated RC Oscillator Clock Selection

Note: 1. The device is shipped with this option selected.

#### OSCCAL – Oscillator Calibration Register<sup>(1)</sup>

Bit	7	6	5	4	3	2	1	0	_
(0x6F)	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	OSCCAL
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value			Devie	ce Specific	Calibration \	/alue			

Note: 1. The OSCCAL Register is not available in ATmega103 compatibility mode.

#### • Bits 7..0 – CAL7..0: Oscillator Calibration Value

Writing the calibration byte to this address will trim the internal Oscillator to remove process variations from the Oscillator frequency. During Reset, the 1 MHz calibration value which is located in the signature row high byte (address 0x00) is automatically loaded into the OSCCAL Register. If the internal RC is used at other frequencies, the calibration values must be loaded manually. This can be done by first reading the signature row by a programmer, and then store the calibration values in the Flash or EEPROM. Then the value can be read by software and loaded into the OSCCAL Register. When OSCCAL is zero, the lowest available frequency is chosen. Writing



non-zero values to this register will increase the frequency of the internal Oscillator. Writing 0xFF to the register gives the highest available frequency. The calibrated Oscillator is used to time EEPROM and Flash access. If EEPROM or Flash is written, do not calibrate to more than 10% above the nominal frequency. Otherwise, the EEPROM or Flash write may fail. Note that the Oscillator is intended for calibration to 1.0 MHz, 2.0 MHz, 4.0 MHz, or 8.0 MHz. Tuning to other values is not guaranteed, as indicated in Table 15.

Table 15. Internal RC Oscillator Frequency Range
--

OSCCAL Value	Min Frequency in Percentage of Nominal Frequency (%)	Max Frequency in Percentage of Nominal Frequency (%)
0x00	50	100
0x7F	75	150
0xFF	100	200

#### **External Clock**

To drive the device from an external clock source, XTAL1 should be driven as shown in Figure 21. To run the device on an external clock, the CKSEL Fuses must be programmed to "0000". By programming the CKOPT Fuse, the user can enable an internal 36 pF capacitor between XTAL1 and GND.

Figure 21. External Clock Drive Configuration



When this clock source is selected, start-up times are determined by the SUT Fuses as shown in Table 16.

SUT10	Start-up Time from Power- down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0 V)	Recommended Usage
00	6 CK	-	BOD enabled
01	6 CK	4.1 ms	Fast rising power
10	6 CK	65 ms	Slowly rising power
11		Reserved	

Table 16. Start-up Times for the External Clock Selection

When applying an external clock, it is required to avoid sudden changes in the applied clock frequency to ensure stable operation of the MCU. A variation in frequency of more than 2% from one clock cycle to the next can lead to unpredictable behavior. It is required to ensure that the MCU is kept in Reset during such changes in the clock frequency.



#### Timer/Counter Oscillator

For AVR microcontrollers with Timer/Counter Oscillator pins (TOSC1 and TOSC2), the crystal is connected directly between the pins. No external capacitors are needed. The Oscillator is optimized for use with a 32.768 kHz watch crystal. Applying an external clock source to TOSC1 is not recommended.

Note: The Timer/Counter Oscillator uses the same type of crystal oscillator as Low-Frequency Oscillator and the internal capacitors have the same nominal value of 36 pF.



#### Power Management and Sleep Modes

Sleep modes enable the application to shut down unused modules in the MCU, thereby saving power. The AVR provides various sleep modes allowing the user to tailor the power consumption to the application's requirements.

To enter any of the six sleep modes, the SE-bit in MCUCR must be written to logic one and a SLEEP instruction must be executed. The SM2, SM1, and SM0 bits in the MCUCR Register select which sleep mode (Idle, ADC Noise Reduction, Power-down, Power-save, Standby, or Extended Standby) will be activated by the SLEEP instruction. See Table 17 for a summary. If an enabled interrupt occurs while the MCU is in a sleep mode, the MCU wakes up. The MCU is then halted for four cycles in addition to the start-up time, it executes the interrupt routine, and resumes execution from the instruction following SLEEP. The contents of the Register File and SRAM are unaltered when the device wakes up from sleep. If a reset occurs during sleep mode, the MCU wakes up and executes from the Reset Vector.

Figure 18 on page 37 presents the different clock systems in the ATmega64, and their distribution. This figure is helpful in selecting an appropriate sleep mode.

MCUCR – MCU Control Register The MCU Control Register contains control bits for power management.

Bit	7	6	5	4	3	2	1	0	
0x35 (0x55)	SRE	SRW10	SE	SM1	SM0	SM2	IVSEL	IVCE	MCUCR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

#### Bit 5 – SE: Sleep Enable

The SE bit must be written to logic one to make the MCU enter the sleep mode when the SLEEP instruction is executed. To avoid the MCU entering the sleep mode unless it is the programmers purpose, it is recommended to write the Sleep Enable (SE) bit to one just before the execution of the SLEEP instruction and to clear it immediately after waking up.

#### • Bits 4..2 - SM2..0: Sleep Mode Select Bits 2, 1, and 0

These bits select between the six available sleep modes as shown in Table 17.

SM2	SM1	SM0	Sleep Mode
0	0	0	Idle
0	0	1	ADC Noise Reduction
0	1	0	Power-down
0	1	1	Power-save
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Standby <sup>(1)</sup>
1	1	1	Extended Standby <sup>(1)</sup>

 Table 17.
 Sleep Mode Select

Note: 1. Standby mode and Extended Standby mode are only available with external crystals or resonators.



Idle Mode When the SM2..0 bits are written to 000, the SLEEP instruction makes the MCU enter Idle mode, stopping the CPU but allowing SPI, USART, Analog Comparator, ADC, Two-wire Serial Interface, Timer/Counters, Watchdog, and the interrupt system to continue operating. This sleep mode basically halts clk<sub>CPU</sub> and clk<sub>FLASH</sub>, while allowing the other clocks to run.

Idle mode enables the MCU to wake up from external triggered interrupts as well as internal ones like the Timer Overflow and USART Transmit Complete interrupts. If wake-up from the Analog Comparator interrupt is not required, the Analog Comparator can be powered down by setting the ACD bit in the Analog Comparator Control and Status Register – ACSR. This will reduce power consumption in Idle mode. If the ADC is enabled, a conversion starts automatically when this mode is entered.

#### ADC Noise Reduction Mode When the SM2..0 bits are written to 001, the SLEEP instruction makes the MCU enter ADC Noise Reduction mode, stopping the CPU but allowing the ADC, the external interrupts, the Two-wire Serial Interface address watch, Timer/Counter0 and the Watchdog to continue operating (if enabled). This sleep mode basically halts clk<sub>I/O</sub>, clk<sub>CPU</sub>, and clk-<sub>FLASH</sub>, while allowing the other clocks to run.

This improves the noise environment for the ADC, enabling higher resolution measurements. If the ADC is enabled, a conversion starts automatically when this mode is entered. Apart form the ADC Conversion Complete interrupt, only an External Reset, a Watchdog Reset, a Brown-out Reset, a Two-wire Serial Interface address match interrupt, a Timer/Counter0 interrupt, an SPM/EEPROM ready interrupt, an external level interrupt on INT7:4, or an External Interrupt on INT3:0 can wake up the MCU from ADC Noise Reduction mode.

**Power-down Mode** When the SM2..0 bits are written to 010, the SLEEP instruction makes the MCU enter Powerdown mode. In this mode, the external Oscillator is stopped, while the external interrupts, the Two-wire Serial Interface address watch, and the Watchdog continue operating (if enabled). Only an External Reset, a Watchdog Reset, a Brown-out Reset, a Two-wire Serial Interface address match interrupt, an external level interrupt on INT7:4, or an External Interrupt on INT3:0 can wake up the MCU. This sleep mode basically halts all generated clocks, allowing operation of asynchronous modules only.

Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changed level must be held for some time to wake up the MCU. Refer to "External Interrupts" on page 90 for details.

When waking up from Power-down mode, there is a delay from the wake-up condition occurs until the wake-up becomes effective. This allows the clock to restart and become stable after having been stopped. The wake-up period is defined by the same CKSEL Fuses that define the Reset Time-out period, as described in "Clock Sources" on page 38.

**Power-save Mode** When the SM2..0 bits are written to 011, the SLEEP instruction makes the MCU enter Power-save mode. This mode is identical to Power-down, with one exception:

If Timer/Counter0 is clocked asynchronously (that is, the AS0 bit in ASSR is set), Timer/Counter0 will run during sleep. The device can wake up from either Timer Overflow or Output Compare event from Timer/Counter0 if the corresponding Timer/Counter0 interrupt enable bits are set in TIMSK, and the Global Interrupt Enable bit in SREG is set.

If the asynchronous timer is NOT clocked asynchronously, Power-down mode is recommended instead of Power-save mode because the contents of the registers in the asynchronous timer should be considered undefined after wake-up in Power-save mode if AS0 is 0.

This sleep mode basically halts all clocks except clk<sub>ASY</sub>, allowing operation only of asynchronous modules, including Timer/Counter0 if clocked asynchronously.



## **Standby Mode** When the SM2..0 bits are 110 and an external crystal/resonator clock option is selected, the SLEEP instruction makes the MCU enter Standby mode. This mode is identical to Power-down with the exception that the Oscillator is kept running. From Standby mode, the device wakes up in six clock cycles.

## **Extended Standby** Mode When the SM2..0 bits are 111 and an external crystal/resonator clock option is selected, the SLEEP instruction makes the MCU enter Extended Standby mode. This mode is identical to Power-save mode with the exception that the Oscillator is kept running. From Extended Standby mode, the device wakes up in six clock cycles.

	Active Clock Domains					Oscill	ators	Wake Up Sources			Sources		
Sleep Mode	clk <sub>CPU</sub>	clk <sub>FLASH</sub>	clk <sub>IO</sub>	clk <sub>ADC</sub>	clk <sub>ASY</sub>	Main Clock Source Enabled	Timer Osc Enabled	_ z	TWI Address Match	Timer0	SPM/ EEPROM Ready	A	Other I/O
Idle			Х	Х	Х	Х	X <sup>(2)</sup>	Х	Х	Х	Х	Х	Х
ADC Noise Reduction				Х	х	x	X <sup>(2)</sup>	X <sup>(3)</sup>	х	Х	x	x	
Power- down								X <sup>(3)</sup>	х				
Power- save					X <sup>(2)</sup>		X <sup>(2)</sup>	X <sup>(3)</sup>	Х	X <sup>(2)</sup>			
Standby <sup>(1)</sup>						Х		Х <sup>(3)</sup>	Х				
Extended Standby <sup>(1)</sup>					X <sup>(2)</sup>	х	X <sup>(2)</sup>	X <sup>(3)</sup>	х	X <sup>(2)</sup>			

Notes: 1. External Crystal or resonator selected as clock source.

2. If AS0 bit in ASSR is set.

3. Only INT3:0 or level interrupt INT7:4.



- **Minimizing Power Consumption** There are several issues to consider when trying to minimize the power consumption in an AVR controlled system. In general, sleep modes should be used as much as possible, and the sleep mode should be selected so that as few as possible of the device's functions are operating. All functions not needed should be disabled. In particular, the following modules may need special consideration when trying to achieve the lowest possible power consumption.
- Analog to DigitalIf enabled, the ADC will be enabled in all sleep modes. To save power, the ADC should be dis-<br/>abled before entering any sleep mode. When the ADC is turned off and on again, the next<br/>conversion will be an extended conversion. Refer to "Analog to Digital Converter" on page 230<br/>for details on ADC operation.
- Analog Comparator When entering Idle mode, the Analog Comparator should be disabled if not used. When entering ADC Noise Reduction mode, the Analog Comparator should be disabled. In the other sleep modes, the Analog Comparator is automatically disabled. However, if the Analog Comparator is set up to use the internal voltage reference as input, the Analog Comparator should be disabled in all sleep modes. Otherwise, the internal voltage reference will be enabled, independent of sleep mode. Refer to "Analog Comparator" on page 227 for details on how to configure the Analog Comparator.
- **Brown-out Detector** If the Brown-out Detector is not needed in the application, this module should be turned off. If the Brown-out Detector is enabled by the BODEN Fuse, it will be enabled in all sleep modes, and hence, always consume power. In the deeper sleep modes, this will contribute significantly to the total current consumption. Refer to "Brown-out Detector" on page 49 for details on how to configure the Brown-out Detector.
- Internal Voltage The internal voltage reference will be enabled when needed by the Brown-out Detector, the Analog Comparator or the ADC. If these modules are disabled as described in the sections above, the internal voltage reference will be disabled and it will not be consuming power. When turned on again, the user must allow the reference to start up before the output is used. If the reference is kept on in sleep mode, the output can be used immediately. Refer to "Internal Voltage Reference" on page 56 for details on the start-up time.
- Watchdog Timer If the Watchdog Timer is not needed in the application, this module should be turned off. If the Watchdog Timer is enabled, it will be enabled in all sleep modes, and hence, always consume power. In the deeper sleep modes, this will contribute significantly to the total current consumption. Refer to "Watchdog Timer" on page 56 for details on how to configure the Watchdog Timer.
- **Port Pins** When entering a sleep mode, all port pins should be configured to use minimum power. The most important thing is then to ensure that no pins drive resistive loads. In sleep modes where the both the I/O clock ( $clk_{I/O}$ ) and the ADC clock ( $clk_{ADC}$ ) are stopped, the input buffers of the device will be disabled. This ensures that no power is consumed by the input logic when not needed. In some cases, the input logic is needed for detecting wake-up conditions, and it will then be enabled. Refer to the section "Digital Input Enable and Sleep Modes" on page 70 for details on which pins are enabled. If the input buffer is enabled and the input signal is left floating or have an analog signal level close to  $V_{CC}/2$ , the input buffer will use excessive power.



JTAG Interface and On-chip Debug System If the On-chip debug system is enabled by the OCDEN Fuse and the chip enter Power down or Power save sleep mode, the main clock source remains enabled. In these sleep modes, this will contribute significantly to the total current consumption. There are three alternative ways to avoid this:

- Disable OCDEN Fuse.
- Disable JTAGEN Fuse.
- Write one to the JTD bit in MCUCSR.

The TDO pin is left floating when the JTAG interface is enabled while the JTAG TAP controller is not shifting data. If the hardware connected to the TDO pin does not pull up the logic level, power consumption will increase. Note that the TDI pin for the next device in the scan chain contains a pull-up that avoids this problem. Writing the JTD bit in the MCUCSR register to one or leaving the JTAG fuse unprogrammed disables the JTAG interface.



## System Control and Reset

Resetting the AVR	During Reset, all I/O Registers are set to their initial values, and the program starts execution from the Reset Vector. The instruction placed at the Reset Vector must be a JMP – absolute jump – instruction to the Reset handling routine. If the program never enables an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these locations. This is also the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the Boot section or vice versa. The circuit diagram in Figure 22 shows the Reset logic. Table 19 defines the electrical parameters of the Reset circuitry.
	The I/O ports of the AVR are immediately Reset to their initial state when a reset source goes active. This does not require any clock source to be running.
	After all reset sources have gone inactive, a delay counter is invoked, stretching the Internal Reset. This allows the power to reach a stable level before normal operation starts. The Time- out period of the delay counter is defined by the user through the CKSEL Fuses. The different selections for the delay period are presented in "Clock Sources" on page 38.
Reset Sources	The ATmega64 has five sources of reset:
	<ul> <li>Power-on Reset. The MCU is reset when the supply voltage is below the Power-on Reset threshold (V<sub>POT</sub>).</li> </ul>
	<ul> <li>External Reset. The MCU is reset when a low level is present on the RESET pin for longer than the minimum pulse length.</li> </ul>
	<ul> <li>Watchdog Reset. The MCU is reset when the Watchdog Timer period expires and the Watchdog is enabled.</li> </ul>
	<ul> <li>Brown-out Reset. The MCU is reset when the supply voltage V<sub>CC</sub> is below the Brown-out Reset threshold (V<sub>BOT</sub>) and the Brown-out Detector is enabled.</li> </ul>

• JTAG AVR Reset. The MCU is reset as long as there is a logic one in the Reset Register, one of the scan chains of the JTAG system. Refer to the section "IEEE 1149.1 (JTAG) Boundary-scan" on page 254 for details.



Figure 22. Reset Logic



Table 19. Reset Characteris	stics
-----------------------------	-------

Symbol	Parameter	Condition	Min	Тур	Max	Units
V	Power-on Reset Threshold Voltage (rising)			1.4	2.3	
V <sub>POT</sub>	Power-on Reset Threshold Voltage (falling) <sup>(1)</sup>			1.3	2.3	V
V <sub>RST</sub>	RESET Pin Threshold Voltage		0.2 V <sub>CC</sub>		0.85 V <sub>CC</sub>	
t <sub>RST</sub>	Minimum pulse width on RESET Pin				1.5	μs
	Brown-out Reset	BODLEVEL = 1	2.5	2.7	2.9	V
V <sub>BOT</sub>	Threshold Voltage <sup>(2)</sup>	BODLEVEL = 0	3.6	4.0	4.2	V
	Minimum low voltage	BODLEVEL = 1		2		
t <sub>BOD</sub>	period for Brown-out Detection	BODLEVEL = 0		2		μs
V <sub>HYST</sub>	Brown-out Detector hysteresis			120		mV

Notes: 1. The Power-on Reset will not work unless the supply voltage has been below  $V_{POT}$  (falling).



2.  $V_{BOT}$  may be below nominal minimum operating voltage for some devices. For devices where this is the case, the device is tested down to  $V_{CC} = V_{BOT}$  during the production test. This guarantees that a Brown-out Reset will occur before  $V_{CC}$  drops to a voltage where correct operation of the microcontroller is no longer guaranteed. The test is performed using BODLEVEL=1 for ATmega64L and BODLEVEL=0 for ATmega64. BODLEVEL=1 is not applicable for ATmega64.

**Power-on Reset** A Power-on Reset (POR) pulse is generated by an On-chip Detection circuit. The detection level is defined in Table 19. The POR is activated whenever V<sub>CC</sub> is below the detection level. The POR circuit can be used to trigger the Start-up Reset, as well as to detect a failure in supply voltage.

A Power-on Reset (POR) circuit ensures that the device is reset from Power-on. Reaching the Power-on Reset threshold voltage invokes the delay counter, which determines how long the device is kept in RESET after V<sub>CC</sub> rise. The RESET signal is activated again, without any delay, when V<sub>CC</sub> decreases below the detection level.



Figure 23. MCU Start-up, RESET Tied to V<sub>CC</sub>







#### **External Reset**

An External Reset is generated by a low level on the  $\overline{\text{RESET}}$  pin. Reset pulses longer than the minimum pulse width (see Table 19) will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset. When the applied signal reaches the Reset Threshold Voltage – V<sub>RST</sub> on its positive edge, the delay counter starts the MCU after the Time-out period t<sub>TOUT</sub> has expired.





# **Brown-out Detection** ATmega64 has an On-chip Brown-out Detection (BOD) circuit for monitoring the V<sub>CC</sub> level during operation by comparing it to a fixed trigger level. The trigger level for the BOD can be selected by the fuse BODLEVEL to be 2.7V (BODLEVEL unprogrammed), or 4.0V (BODLEVEL programmed). The trigger level has a hysteresis to ensure spike free Brown-out Detection. The hysteresis on the detection level should be interpreted as $V_{BOT+} = V_{BOT} + V_{HYST}/2$ and $V_{BOT-} = V_{BOT} - V_{HYST}/2$ .

The BOD circuit can be enabled/disabled by the fuse BODEN. When the BOD is enabled (BODEN programmed), and V<sub>CC</sub> decreases to a value below the trigger level (V<sub>BOT</sub> in Figure 26), the Brown-out Reset is immediately activated. When V<sub>CC</sub> increases above the trigger level (V<sub>BOT</sub> in Figure 26), the delay counter starts the MCU after the Time-out period t<sub>TOUT</sub> has expired.

The BOD circuit will only detect a drop in  $V_{CC}$  if the voltage stays below the trigger level for longer than  $t_{BOD}$  given in Table 19.

Figure 26. Borwn-out Reset During Operation





#### Watchdog Reset

When the Watchdog times out, it will generate a short reset pulse of one CK cycle duration. On the falling edge of this pulse, the delay timer starts counting the Time-out period t<sub>TOUT</sub>. Refer to page 56 for details on operation of the Watchdog Timer.

Figure 27. Watchdog Reset During Operation



#### MCUCSR – MCU Control and Status Register<sup>(1)</sup>

The MCU Control and Status Register provides information on which reset source caused an MCU Reset.



Note: 1. Only EXTRF and PORF are available in mega103 compatibility mode.

#### Bit 4 – JTRF: JTAG Reset Flag

This bit is set if a reset is being caused by a logic one in the JTAG Reset Register selected by the JTAG instruction AVR\_RESET. This bit is reset by a Brown-out Reset, or by writing a logic zero to the flag.

#### Bit 3 – WDRF: Watchdog Reset Flag

This bit is set if a Watchdog Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the flag.

#### Bit 2 – BORF: Brown-out Reset Flag

This bit is set if a Brown-out Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the flag.

#### Bit 1 – EXTRF: External Reset Flag

This bit is set if an External Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the flag.



#### Bit 0 – PORF: Power-on Reset Flag

This bit is set if a Power-on Reset occurs. The bit is reset only by writing a logic zero to the flag.

To make use of the reset flags to identify a reset condition, the user should read and then reset the MCUCSR as early as possible in the program. If the register is cleared before another reset occurs, the source of the reset can be found by examining the Reset Flags.

Internal VoltageATmega64 features an internal bandgap reference. This reference is used for Brown-out Detec-<br/>tion, and it can be used as an input to the Analog Comparator or the ADC. The 2.56V reference<br/>to the ADC is generated from the internal bandgap reference.

Voltage Reference Enable Signals and Start-up Time The voltage reference has a start-up time that may influence the way it should be used. The start-up time is given in Table 20. To save power, the reference is not always turned on. The reference is on during the following situations:

- 1. When the BOD is enabled (by programming the BODEN Fuse).
- 2. When the bandgap reference is connected to the Analog Comparator (by setting the ACBG bit in ACSR).
- 3. When the ADC is enabled.

Thus, when the BOD is not enabled, after setting the ACBG bit or enabling the ADC, the user must always allow the reference to start up before the output from the Analog Comparator or ADC is used. To reduce power consumption in Power-down mode, the user can avoid the three conditions above to ensure that the reference is turned off before entering Power-down mode.

Table 20. Ir	nternal Voltage	Reference	Characteristics
--------------	-----------------	-----------	-----------------

Symbol	Parameter	Min	Тур	Max	Units
V <sub>BG</sub>	Bandgap reference voltage	1.15	1.23	1.35	V
t <sub>BG</sub>	Bandgap reference start-up time		40	70	μs
I <sub>BG</sub>	Bandgap reference current consumption		10		μA

#### Watchdog Timer

The Watchdog Timer is clocked from a separate On-chip Oscillator which runs at 1 Mhz. This is the typical value at  $V_{CC} = 5V$ . See characterization data for typical values at other  $V_{CC}$  levels. By controlling the Watchdog Timer prescaler, the Watchdog Reset interval can be adjusted as shown in Table 22 on page 58. The WDR – Watchdog Reset – instruction resets the Watchdog Timer. The Watchdog Timer is also reset when it is disabled and when a Chip Reset occurs. Eight different clock cycle periods can be selected to determine the reset period. If the reset period expires without another Watchdog Reset, the ATmega64 resets and executes from the Reset Vector. For timing details on the Watchdog Reset, refer to page 55.

To prevent unintentional disabling of the Watchdog or unintentional change of Time-out period, three different safety levels are selected by the fuses M103C and WDTON as shown in Table 21. Safety level 0 corresponds to the setting in ATmega103. There is no restriction on enabling the WDT in any of the safety levels. Refer to "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 60 for details.



M103C	WDTON	Safety Level	WDT Initial State	How to Disable the WDT	How to Change Time-out
Unprogrammed	Unprogrammed	1	Disabled	Timed sequence	Timed sequence
Unprogrammed	Programmed	2	Enabled	Always enabled	Timed sequence
Programmed	Unprogrammed	0	Disabled	Timed sequence	No restriction
Programmed	Programmed	2	Enabled	Always enabled	Timed sequence

#### Figure 28. Watchdog Timer



#### WDTCR – Watchdog Timer Control Register



#### • Bits 7..5 - Res: Reserved Bits

These bits are reserved bits in the ATmega64 and will always read as zero.

#### • Bit 4 – WDCE: Watchdog Change Enable

This bit must be set when the WDE bit is written to logic zero. Otherwise, the Watchdog will not be disabled. Once written to one, hardware will clear this bit after four clock cycles. Refer to the description of the WDE bit for a Watchdog disable procedure. In Safety Level 1 and 2, this bit must also be set when changing the prescaler bits. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 60.

#### • Bit 3 – WDE: Watchdog Enable

When the WDE is written to logic one, the Watchdog Timer is enabled, and if the WDE is written to logic zero, the Watchdog Timer function is disabled. WDE can only be cleared if the WDCE bit



has logic level one. To disable an enabled Watchdog Timer, the following procedure must be followed:

- 1. In the same operation, write a logic one to WDCE and WDE. A logic one must be written to WDE even though it is set to one before the disable operation starts.
- 2. Within the next four clock cycles, write a logic 0 to WDE. This disables the Watchdog.

In safety level 2, it is not possible to disable the Watchdog Timer, even with the algorithm described above. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 60.

#### • Bits 2..0 – WDP2, WDP1, WDP0: Watchdog Timer Prescaler 2, 1, and 0

The WDP2, WDP1, and WDP0 bits determine the Watchdog Timer prescaling when the Watchdog Timer is enabled. The different prescaling values and their corresponding Timeout Periods are shown in Table 22.

WDP2	WDP1	WDP0	Number of WDT Oscillator Cycles	Typical Time-out at V <sub>CC</sub> = 3.0V	Typical Time-out at V <sub>CC</sub> = 5.0V
0	0	0	16K (16,384)	17.1 ms	16.3 ms
0	0	1	32K (32,768)	34.3 ms	32.5 ms
0	1	0	64K (65,536)	68.5 ms	65 ms
0	1	1	128K (131,072)	0.14 s	0.13 s
1	0	0	256K (262,144)	0.27 s	0.26 s
1	0	1	512K (524,288)	0.55 s	0.52 s
1	1	0	1,024K (1,048,576)	1.1 s	1.0 s
1	1	1	2,048K (2,097,152)	2.2 s	2.1 s

Table 22.	Watchdog	Timer Pre	escale Select
-----------	----------	-----------	---------------



The following code examples show one assembly and one C function for turning off the WDT. The examples assume that interrupts are controlled (for example, by disabling interrupts globally) so that no interrupts will occur during execution of these functions.

Assembly Code Example				
WDT_off:				
; reset WDT				
wdr				
in r16, WDTCR				
<b>ldi</b> r16, (1< <wdce) (1<<wde)<="" td=""  =""></wdce)>				
; Write logical one to WDCE and WDE				
<b>ori</b> r16, (1< <wdce) (1<<wde)<="" td=""  =""></wdce)>				
out WDTCR, r16				
; Turn off WDT				
<b>ldi</b> r16, (0< <wde)< td=""></wde)<>				
out WDTCR, r16				
ret				
C Code Example				
<pre>void WDT_off(void)</pre>				
{				
/* Reset WDT*/				
_WDRC();				
/* Write logical one to WDCE and WDE */				
WDTCR  = (1< <wdce) (1<<wde);<="" td=""  =""></wdce)>				
/* Turn off WDT */				
WDTCR = 0x00;				
}				



Timed Sequences for Changing the Configuration of the Watchdog Timer	The sequence for changing configuration differs slightly between the three safety levels. Separate procedures are described for each level.
Safety Level 0	This mode is compatible with the Watchdog operation found in ATmega103. The Watchdog Timer is initially disabled, but can be enabled by writing the WDE bit to 1 without any restriction. The Time-out period can be changed at any time without restriction. To disable an enabled Watchdog Timer, the procedure described on page 57 (WDE bit description) must be followed.
Safety Level 1	<ul> <li>In this mode, the Watchdog Timer is initially disabled, but can be enabled by writing the WDE bit to 1 without any restriction. A timed sequence is needed when changing the Watchdog Time-out period or disabling an enabled Watchdog Timer. To disable an enabled Watchdog Timer, and/or changing the Watchdog Time-out, the following procedure must be followed:</li> <li>1. In the same operation, write a logic one to WDCE and WDE. A logic one must be written to WDE regardless of the previous value of the WDE bit.</li> <li>2. Within the next four clock cycles, in the same operation, write the WDE and WDP bits as desired, but with the WDCE bit cleared.</li> </ul>
Safety Level 2	<ul> <li>In this mode, the Watchdog Timer is always enabled, and the WDE bit will always read as one. A timed sequence is needed when changing the Watchdog Time-out period. To change the Watchdog Time-out, the following procedure must be followed:</li> <li>1. In the same operation, write a logical one to WDCE and WDE. Even though the WDE always is set, the WDE must be written to one to start the timed sequence.</li> <li>2. Within the next four clock cycles, in the same operation, write the WDP bits as desired, but with the WDCE bit cleared. The value written to the WDE bit is irrelevant.</li> </ul>



#### Interrupts

This section describes the specifics of the interrupt handling as performed in ATmega64. For a general explanation of the AVR interrupt handling, refer to "Reset and Interrupt Handling" on page 15.

Interrupt Vectors in ATmega64	Tab
in / (Thogao+	v

able 23. Reset and Interrupt Vectors

Vector No.	Program Address <sup>(2)</sup>	Source	Interrupt Definition	
1	0x0000 <sup>(1)</sup>	RESET	External Pin, Power-on Reset, Brown-out Reset, Watchdog Reset, and JTAG AVR Reset	
2	0x0002	INT0	External Interrupt Request 0	
3	0x0004	INT1	External Interrupt Request 1	
4	0x0006	INT2	External Interrupt Request 2	
5	0x0008	INT3	External Interrupt Request 3	
6	0x000A	INT4	External Interrupt Request 4	
7	0x000C	INT5	External Interrupt Request 5	
8	0x000E	INT6	External Interrupt Request 6	
9	0x0010	INT7	External Interrupt Request 7	
10	0x0012	TIMER2 COMP	Timer/Counter2 Compare Match	
11	0x0014	TIMER2 OVF	Timer/Counter2 Overflow	
12	0x0016	TIMER1 CAPT	Timer/Counter1 Capture Event	
13	0x0018	TIMER1 COMPA	Timer/Counter1 Compare Match A	
14	0x001A	TIMER1 COMPB	Timer/Counter1 Compare Match B	
15	0x001C	TIMER1 OVF	Timer/Counter1 Overflow	
16	0x001E	TIMER0 COMP	Timer/Counter0 Compare Match	
17	0x0020	TIMER0 OVF	Timer/Counter0 Overflow	
18	0x0022	SPI, STC	SPI Serial Transfer Complete	
19	0x0024	USART0, RX	USART0, Rx Complete	
20	0x0026	USART0, UDRE	USART0 Data Register Empty	
21	0x0028	USART0, TX	USART0, Tx Complete	
22	0x002A	ADC	ADC Conversion Complete	
23	0x002C	EE READY	EEPROM Ready	
24	0x002E	ANALOG COMP	Analog Comparator	
25	0x0030 <sup>(3)</sup>	TIMER1 COMPC	Timer/Countre1 Compare Match C	
26	0x0032 <sup>(3)</sup>	TIMER3 CAPT	Timer/Counter3 Capture Event	
27	0x0034 <sup>(3)</sup>	TIMER3 COMPA	Timer/Counter3 Compare Match A	
28	0x0036 <sup>(3)</sup>	TIMER3 COMPB	Timer/Counter3 Compare Match B	
29	0x0038 <sup>(3)</sup>	TIMER3 COMPC	Timer/Counter3 Compare Match C	
30	0x003A <sup>(3)</sup>	TIMER3 OVF	Timer/Counter3 Overflow	
31	0x003C <sup>(3)</sup>	USART1, RX	USART1, Rx Complete	



Vector No.	Program Address <sup>(2)</sup>	Source	Interrupt Definition
32	0x003E <sup>(3)</sup>	USART1, UDRE	USART1 Data Register Empty
33	0x0040 <sup>(3)</sup>	USART1, TX	USART1, Tx Complete
34	0x0042 <sup>(3)</sup>	TWI	Two-wire Serial Interface
35	0x0044 <sup>(3)</sup>	SPM READY	Store Program Memory Ready

 Table 23. Reset and Interrupt Vectors (Continued)

Notes: 1. When the BOOTRST Fuse is programmed, the device will jump to the Boot Loader address at reset, see "Boot Loader Support – Read-While-Write Self-programming" on page 277.

- When the IVSEL bit in MCUCR is set, Interrupt Vectors will be moved to the start of the Boot Flash section. The address of each Interrupt Vector will then be address in this table added to the start address of the Boot Flash section.
- 3. The Interrupts on address 0x0030 0x0044 do not exist in ATmega103 compatibility mode.

Table 24 shows Reset and Interrupt Vectors placement for the various combinations of BOOTRST and IVSEL settings. If the program never enables an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these locations. This is also the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the Boot section or vice versa.

Table 24.	Reset and Interrupt	Vectors Placement <sup>(1)</sup>
-----------	---------------------	----------------------------------

BOOTRST	IVSEL	Reset Address	Interrupt Vectors Start Address	
1	0	0x0000	0x0002	
1	1	0x0000	Boot Reset Address + 0x0002	
0	0	Boot Reset Address	0x0002	
0	1	Boot Reset Address	Boot Reset Address + 0x0002	

Note: 1. The Boot Reset Address is shown in Table 112 on page 289. For the BOOTRST Fuse "1" means unprogrammed while "0" means programmed.

The most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega64 is:

Address Labels	Code			Comments
0x0000	jmp	RESET	;	Reset Handler
0x0002	jmp	EXT_INT0	;	IRQ0 Handler
0x0004	jmp	EXT_INT1	;	IRQ1 Handler
0x0006	jmp	EXT_INT2	;	IRQ2 Handler
0x0008	jmp	EXT_INT3	;	IRQ3 Handler
A000x0	jmp	EXT_INT4	;	IRQ4 Handler
0x000C	jmp	EXT_INT5	;	IRQ5 Handler
0x000E	jmp	EXT_INT6	;	IRQ6 Handler
0x0010	jmp	EXT_INT7	;	IRQ7 Handler
0x0012	jmp	TIM2_COMP	;	Timer2 Compare Handler
0x0014	jmp	TIM2_OVF	;	Timer2 Overflow Handler
0x0016	jmp	TIM1_CAPT	;	Timerl Capture Handler
0x0018	jmp	TIM1_COMPA	;	Timer1 CompareA Handler
0x001A	jmp	TIM1_COMPB	;	Timer1 CompareB Handler
0x001C	jmp	TIM1_OVF	;	Timer1 Overflow Handler
0x001E	jmp	TIM0_COMP	;	Timer0 Compare Handler
0x0020	jmp	TIM0_OVF	;	Timer0 Overflow Handler



0x0022	jmp	SPI_STC	;	SPI Transfer Complete Handler
0x0024	jmp	USART0_RXC	;	USARTO RX Complete Handler
0x0026	jmp	USART0_DRE	;	USART0,UDR Empty Handler
0x0028	jmp	USART0_TXC	;	USARTO TX Complete Handler
0x002A	jmp	ADC	;	ADC Conversion Complete Handler
0x002C	jmp	EE_RDY	;	EEPROM Ready Handler
0x002E	jmp	ANA_COMP	;	Analog Comparator Handler
0x0030	jmp	TIM1_COMPC	;	Timer1 CompareC Handler
0x0032	jmp	TIM3_CAPT	;	Timer3 Capture Handler
0x0034	jmp	TIM3_COMPA	;	Timer3 CompareA Handler
0x0036	jmp	TIM3_COMPB	;	Timer3 CompareB Handler
0x0038	jmp	TIM3_COMPC	;	Timer3 CompareC Handler
0x003A	jmp	TIM3_OVF	;	Timer3 Overflow Handler
0x003C	jmp	USART1_RXC	;	USART1 RX Complete Handler
0x003E	jmp	USART1_DRE	;	USART1,UDR Empty Handler
0x0040	jmp	USART1_TXC	;	USART1 TX Complete Handler
0x0042	jmp	TWI	;	Two-wire Serial Interface Handler
0x0044	jmp	SPM_RDY	;	SPM Ready Handler
;				
0x0046 RESET:	ldi	r16, high(RAN	4EI	ND); Main program start
0x0047	out	SPH,r16		; Set Stack Pointer to top of RAM
0x0048	ldi	r16, low(RAM	ENI	(ס
0x0049	out	SPL,r16		
0x004A	sei			; Enable interrupts
0x004B	<instr:< td=""><td>&gt; XXX</td><td></td><td></td></instr:<>	> XXX		

.... ... ...

When the BOOTRST Fuse is unprogrammed, the Boot section size set to 8 Kbytes and the IVSEL bit in the MCUCR Register is set before any interrupts are enabled, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:

Address Labels	Code	Comments
0x0000 RESET:	ldi	r16,high(RAMEND); Main program start
0x0001	out	SPH,r16 ; Set Stack Pointer to top of RAM
0x0002	ldi	r16,low(RAMEND)
0x0003	out	SPL,r16
0x0004	sei	; Enable interrupts
0x0005	<instr></instr>	> xxx
;		
.org 0x7002		
0x7002	jmp	EXT_INT0 ; IRQ0 Handler
0x7004	jmp	EXT_INT1 ; IRQ1 Handler
		;
0x7044	jmp	SPM_RDY ; Store Program Memory Ready Handler



When the BOOTRST Fuse is programmed and the Boot section size set to 8 Kbytes, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:

```
Address Labels Code
                                   Comments
.org 0x0002
               jmp
0x0002
                       EXT INTO ; IRQO Handler
0x0004
                       EXT INT1 ; IRQ1 Handler
               jmp
               . . .
. . .
                       . . .
                                 ;
0x0044
                       SPM RDY ; Store Program Memory Ready Handler
               jmp
;
.org 0x7000
0x7000 RESET: ldi
                       r16, high (RAMEND); Main program start
                       SPH,r16 ; Set Stack Pointer to top of RAM
0x7001
               out
0x7002
                       r16,low(RAMEND)
               ldi
0x7003
               out
                       SPL,r16
                                 ; Enable interrupts
0x7004
               sei
0x7005
               <instr> xxx
```

When the BOOTRST Fuse is programmed, the Boot section size set to 8 Kbytes and the IVSEL bit in the MCUCR Register is set before any interrupts are enabled, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:

Address Labels	Code	Comments
;		
.org 0x7000		
0x7000	jmp	RESET ; Reset handler
0x7002	jmp	EXT_INT0 ; IRQ0 Handler
0x7004	jmp	EXT_INT1 ; IRQ1 Handler
		;
0x7044	jmp	SPM_RDY; Store Program Memory Ready Handler
0x7046 RESET:	ldi	r16,high(RAMEND); Main program start
0x7047	out	SPH,r16 ; Set Stack Pointer to top of RAM
0x7048	ldi	r16,low(RAMEND)
0x7049	out	SPL,r16
0x704A	sei	; Enable interrupts
0x704B	<instr:< td=""><td>&gt; xxx</td></instr:<>	> xxx

 Moving Interrupts
 The General Interrupt Control Register controls the placement of the Interrupt Vector table.

 Between Application
 and Boot Space

MCUCR – MCU Control Register

Bit	7	6	5	4	3	2	1	0	_
0x35 (0x55)	SRE	SRW10	SE	SM1	SM0	SM2	IVSEL	IVCE	MCUCR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 1 – IVSEL: Interrupt Vector Select

When the IVSEL bit is cleared (zero), the Interrupt Vectors are placed at the start of the Flash memory. When this bit is set (one), the Interrupt Vectors are moved to the beginning of the Boot



Loader section of the Flash. The actual address of the start of the Boot Flash section is determined by the BOOTSZ Fuses. Refer to the section "Boot Loader Support – Read-While-Write Self-programming" on page 277 for details. To avoid unintentional changes of Interrupt Vector tables, a special write procedure must be followed to change the IVSEL bit:

- 1. Write the Interrupt Vector Change Enable (IVCE) bit to one.
- 2. Within four cycles, write the desired value to IVSEL while writing a zero to IVCE.

Interrupts will automatically be disabled while this sequence is executed. Interrupts are disabled in the cycle IVCE is set, and they remain disabled until after the instruction following the write to IVSEL. If IVSEL is not written, interrupts remain disabled for four cycles. The I-bit in the Status Register is unaffected by the automatic disabling.

Note: If Interrupt Vectors are placed in the Boot Loader section and Boot Lock bit BLB02 is programmed, interrupts are disabled while executing from the Application section. If Interrupt Vectors are placed in the Application section and Boot Lock bit BLB12 is programed, interrupts are disabled while executing from the Boot Loader section. Refer to the section "Boot Loader Support – Read-While-Write Self-programming" on page 277 for details on Boot Lock bits.

#### • Bit 0 – IVCE: Interrupt Vector Change Enable

The IVCE bit must be written to logic one to enable change of the IVSEL bit. IVCE is cleared by hardware four cycles after it is written or when IVSEL is written. Setting the IVCE bit will disable interrupts, as explained in the IVSEL description above. See code examples below.

```
Assembly Code Example
   Move interrupts:
     ; Enable change of Interrupt Vectors
     ldi r16, (1<<IVCE)
     out MCUCR, r16
     ; Move interrupts to boot Flash section
     ldi r16, (1<<IVSEL)
     out MCUCR, r16
     ret
C Code Example
   void Move interrupts(void)
     /* Enable change of Interrupt Vectors */
     MCUCR = (1 < < IVCE);
     /* Move interrupts to boot Flash section */
     MCUCR = (1<<IVSEL);
   }
```



#### I/O Ports

#### Introduction

All AVR ports have true Read-Modify-Write functionality when used as general digital I/O ports. This means that the direction of one port pin can be changed without unintentionally changing the direction of any other pin with the SBI and CBI instructions. The same applies when changing drive value (if configured as output) or enabling/disabling of pull-up resistors (if configured as input). Each output buffer has symmetrical drive characteristics with both high sink and source capability. The pin driver is strong enough to drive LED displays directly. All port pins have individually selectable pull-up resistors with a supply voltage invariant resistance. All I/O pins have protection diodes to both  $V_{CC}$  and Ground as indicated in Figure 29. Refer to "Electrical Characteristics" on page 325 for a complete list of parameters.

Figure 29. I/O Pin Equivalent Schematic



All registers and bit references in this section are written in general form. A lower case "x" represents the numbering letter for the port, and a lower case "n" represents the bit number. However, when using the register or bit defines in a program, the precise form must be used (that is, PORTB3 for bit no. 3 in Port B, here documented generally as PORTxn). The physical I/O Registers and bit locations are listed in "Register Description for I/O Ports" on page 87.

Three I/O memory address locations are allocated for each port, one each for the Data Register – PORTx, Data Direction Register – DDRx, and the Port Input Pins – PINx. The Port Input Pins I/O location is read only, while the Data Register and the Data Direction Register are read/write. In addition, the Pull-up Disable – PUD bit in SFIOR disables the pull-up function for all pins in all ports when set.

Using the I/O port as general digital I/O is described in "Ports as General Digital I/O" on page 66. Most port pins are multiplexed with alternate functions for the peripheral features on the device. How each alternate function interferes with the port pin is described in "Alternate Port Functions" on page 71. Refer to the individual module sections for a full description of the alternate functions.

Note that enabling the alternate function of some of the port pins does not affect the use of the other pins in the port as general digital I/O.

Ports as General<br/>Digital I/OThe ports are bi-directional I/O ports with optional internal pull-ups. Figure 30 shows a functional<br/>description of one I/O-port pin, here generically called Pxn.





- Note: 1. WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port. clk<sub>I/O</sub>, SLEEP, and PUD are common to all ports.
- **Configuring the Pin** Each port pin consists of three register bits: DDxn, PORTxn, and PINxn. As shown in "Register Description for I/O Ports" on page 87, the DDxn bits are accessed at the DDRx I/O address, the PORTxn bits at the PORTx I/O address, and the PINxn bits at the PINx I/O address.

The DDxn bit in the DDRx Register selects the direction of this pin. If DDxn is written logic one, Pxn is configured as an output pin. If DDxn is written logic zero, Pxn is configured as an input pin.

If PORTxn is written logic one when the pin is configured as an input pin, the pull-up resistor is activated. To switch the pull-up resistor off, PORTxn has to be written logic zero or the pin has to be configured as an output pin. The port pins are tri-stated when a reset condition becomes active, even if no clocks are running.

If PORTxn is written logic one when the pin is configured as an output pin, the port pin is driven high (one). If PORTxn is written logic zero when the pin is configured as an output pin, the port pin is driven low (zero).



When switching between tri-state ( $\{DDxn, PORTxn\} = 0b00$ ) and output high ( $\{DDxn, PORTxn\} = 0b11$ ), an intermediate state with either pull-up enabled ( $\{DDxn, PORTxn\} = 0b01$ ) or output low ( $\{DDxn, PORTxn\} = 0b10$ ) must occur. Normally, the pull-up enabled state is fully acceptable, as a high-impedant environment will not notice the difference between a strong high driver and a pull-up. If this is not the case, the PUD bit in the SFIOR Register can be written to one to disable all pull-ups in all ports.

Switching between input with pull-up and output low generates the same problem. The user must use either the tri-state ({DDxn, PORTxn} = 0b00) or the output high state ({DDxn, PORTxn} = 0b11) as an intermediate step.

Table 25 summarizes the control signals for the pin value.

		-			
DDxn	PORTxn	PUD (in SFIOR)	I/O	Pull-up	Comment
0	0	Х	Input	No	Tri-state (Hi-Z)
0	1	0	Input	Yes	Pxn will source current if ext. pulled low.
0	1	1	Input	No	Tri-state (Hi-Z)
1	0	Х	Output	No	Output Low (Sink)
1	1	Х	Output	No	Output High (Source)

**Table 25.** Port Pin Configurations

**Reading the Pin Value** Independent of the setting of Data Direction bit DDxn, the port pin can be read through the PINxn Register bit. As shown in Figure 30, the PINxn Register bit and the preceding latch constitute a synchronizer. This is needed to avoid metastability if the physical pin changes value near the edge of the internal clock, but it also introduces a delay. Figure 31 shows a timing diagram of the synchronization when reading an externally applied pin value. The maximum and minimum propagation delays are denoted t<sub>pd,max</sub> and t<sub>pd,min</sub> respectively.







Consider the clock period starting shortly *after* the first falling edge of the system clock. The latch is closed when the clock is low, and goes transparent when the clock is high, as indicated by the shaded region of the "SYNC LATCH" signal. The signal value is latched when the system clock goes low. It is clocked into the PINxn Register at the succeeding positive clock edge. As indicated by the two arrows  $t_{pd,max}$  and  $t_{pd,min}$ , a single signal transition on the pin will be delayed between  $\frac{1}{2}$  and  $1-\frac{1}{2}$  system clock period depending upon the time of assertion.

When reading back a software assigned pin value, a *nop* instruction must be inserted as indicated in Figure 32. The *out* instruction sets the "SYNC LATCH" signal at the positive edge of the clock. In this case, the delay  $t_{pd}$  through the synchronizer is one system clock period.



Figure 32. Synchronization when Reading a Software Assigned Pin Value



The following code example show how to set Port B pins 0 and 1 high, 2 and 3 low, and define the port pins from 4 to 7 as input with pull-ups assigned to port pins 6 and 7. The resulting pin values are read back again, but as previously discussed, a *nop* instruction is included to be able to read back the value recently assigned to some of the pins.

```
Assembly Code Example<sup>(1)</sup>
```

•••	
; Def	ine pull-ups and set outputs high
; Def	ine directions for port pins
ldi	r16,(1< <pb7) th=""  (1<<pb0)<=""  (1<<pb1)=""  (1<<pb6)=""></pb7)>
ldi	r17,(1< <ddb3) (1<<ddb2) (1<<ddb1) (1<<ddb0)< td=""></ddb3) (1<<ddb2) (1<<ddb1) (1<<ddb0)<>
out	PORTB,r16
out	DDRB, r17
; Ins	ert nop for synchronization
nop	
; Rea	d port pins
in	r16,PINB

C Code Example

```
unsigned char i;
...
/* Define pull-ups and set outputs high */
/* Define directions for port pins */
PORTB = (1<<PB7) | (1<<PB6) | (1<<PB1) | (1<<PB0);
DDRB = (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
/* Insert nop for synchronization*/
_NOP();
/* Read port pins */
i = PINB;
...
```

Note: 1. For the assembly program, two temporary registers are used to minimize the time from pullups are set on pins 0, 1, 6, and 7, until the direction bits are correctly set, defining bit 2 and 3 as low and redefining bits 0 and 1 as strong high drivers.

**Digital Input Enable** and Sleep Modes As shown in Figure 30, the digital input signal can be clamped to ground at the input of the Schmitt Trigger. The signal denoted SLEEP in the figure, is set by the MCU Sleep Controller in Power-down mode, Power-save mode, Standby mode, and Extended Standby mode to avoid high power consumption if some input signals are left floating, or have an analog signal level close to  $V_{CC}/2$ .

SLEEP is overridden for port pins enabled as External Interrupt pins. If the External Interrupt request is not enabled, SLEEP is active also for these pins. SLEEP is also overridden by various other alternate functions as described in "Alternate Port Functions" on page 71.

If a logic high level ("one") is present on an asynchronous External Interrupt pin configured as "Interrupt on Any Logic Change on Pin" while the External Interrupt is *not* enabled, the corresponding External Interrupt Flag will be set when resuming from the above mentioned sleep modes, as the clamping in these sleep modes produces the requested logic change.

## **Unconnected Pins** If some pins are unused, it is recommended to ensure that these pins have a defined level. Even though most of the digital inputs are disabled in the deep sleep modes as described above, float-



ing inputs should be avoided to reduce current consumption in all other modes where the digital inputs are enabled (Reset, Active mode and Idle mode).

The simplest method to ensure a defined level of an unused pin, is to enable the internal pull-up. In this case, the pull-up will be disabled during reset. If low power consumption during reset is important, it is recommended to use an external pull-up or pull-down. Connecting unused pins directly to VCC or GND is not recommended, since this may cause excessive currents if the pin is accidentally configured as an output.

#### Alternate Port Functions

Most port pins have alternate functions in addition to being general digital I/Os. Figure 33 shows how the port pin control signals from the simplified Figure 30 can be overridden by alternate functions. The overriding signals may not be present in all port pins, but the figure serves as a generic description applicable to all port pins in the AVR microcontroller family.





Note: 1. WPx, WDx, RLx, RPx, and RDx are common to all pins within the same port. clk<sub>I/O</sub>, SLEEP, and PUD are common to all ports. All other signals are unique for each pin.

Table 26 summarizes the function of the overriding signals. The pin and port indexes from Figure 33 are not shown in the succeeding tables. The overriding signals are generated internally in the modules having the alternate function.



Signal Name	Full Name	Description
PUOE	Pull-up Override Enable	If this signal is set, the pull-up enable is controlled by the PUOV signal. If this signal is cleared, the pull-up is enabled when {DDxn, PORTxn, PUD} = 0b010.
PUOV	Pull-up Override Value	If PUOE is set, the pull-up is enabled/disabled when PUOV is set/cleared, regardless of the setting of the DDxn, PORTxn, and PUD Register bits.
DDOE	Data Direction Override Enable	If this signal is set, the Output Driver Enable is controlled by the DDOV signal. If this signal is cleared, the Output driver is enabled by the DDxn Register bit.
DDOV	Data Direction Override Value	If DDOE is set, the Output Driver is enabled/disabled when DDOV is set/cleared, regardless of the setting of the DDxn Register bit.
PVOE	Port Value Override Enable	If this signal is set and the Output Driver is enabled, the port value is controlled by the PVOV signal. If PVOE is cleared, and the Output Driver is enabled, the port Value is controlled by the PORTxn Register bit.
PVOV	Port Value Override Value	If PVOE is set, the port value is set to PVOV, regardless of the setting of the PORTxn Register bit.
DIEOE	Digital Input Enable Override Enable	If this bit is set, the Digital Input Enable is controlled by the DIEOV signal. If this signal is cleared, the Digital Input Enable is determined by MCU state (Normal mode, sleep modes).
DIEOV	Digital Input Enable Override Value	If DIEOE is set, the Digital Input is enabled/disabled when DIEOV is set/cleared, regardless of the MCU state (Normal mode, sleep modes).
DI	Digital Input	This is the Digital Input to alternate functions. In the figure, the signal is connected to the output of the Schmitt Trigger but before the synchronizer. Unless the Digital Input is used as a clock source, the module with the alternate function will use its own synchronizer.
AIO	Analog Input/output	This is the Analog Input/output to/from alternate functions. The signal is connected directly to the pad, and can be used bi-directionally.

Table 26. Generic Description of Overriding Signals for Alter
---

The following subsections shortly describe the alternate functions for each port, and relate the overriding signals to the alternate function. Refer to the alternate function description for further details.

#### SFIOR – Special Function IO Register



#### • Bit 2 – PUD: Pull-up disable

When this bit is written to one, the pull-ups in the I/O ports are disabled even if the DDxn and PORTxn Registers are configured to enable the pull-ups ( $\{DDxn, PORTxn\} = 0b01$ ). See "Configuring the Pin" on page 67 for more details about this feature.


Alternate Functions of<br/>Port AThe Port A has an alternate function as the address low byte and data lines for the External<br/>Memory Interface.

Table 27. Port A Pins Alternate Functions

Port Pin	Alternate Function
PA7	AD7 (External memory interface address and data bit 7)
PA6	AD6 (External memory interface address and data bit 6)
PA5	AD5 (External memory interface address and data bit 5)
PA4	AD4 (External memory interface address and data bit 4)
PA3	AD3 (External memory interface address and data bit 3)
PA2	AD2 (External memory interface address and data bit 2)
PA1	AD1 (External memory interface address and data bit 1)
PA0	AD0 (External memory interface address and data bit 0)

Table 28 and Table 29 relates the alternate functions of Port A to the overriding signals shown in Figure 33 on page 71.

Signal Name	PA7/AD7	PA6/AD6	PA5/AD5	PA4/AD4
PUOE	SRE	SRE	SRE	SRE
PUOV	~(WR   ADA <sup>(1)</sup> ) • PORTA7 • PUD	~(WR   ADA) • PORTA6 • PUD	~(WR   ADA) • PORTA5 • PUD	~(WR   ADA) • PORTA4 • PUD
DDOE	SRE	SRE	SRE	SRE
DDOV	WR   ADA	WR   ADA	WR   ADA	WR   ADA
PVOE	SRE	SRE	SRE	SRE
PVOV	A7 • ADA   D7 OUTPUT • WR	A6 • ADA   D6 OUTPUT • WR	A5 • ADA   D5 OUTPUT • WR	A4 • ADA   D4 OUTPUT • WR
DIEOE	0	0	0	0
DIEOV	0	0	0	0
DI	D7 INPUT	D6 INPUT	D5 INPUT	D4 INPUT
AIO	_	_	_	_

Table 28. Overriding Signals for Alternate Functions in PA7..PA4



Signal Name	PA3/AD3	PA2/AD2	PA1/AD1	PA0/AD0
PUOE	SRE	SRE	SRE	SRE
PUOV	~(WR   ADA) • PORTA3 • PUD	~(WR   ADA) • PORTA2 • PUD	~(WR   ADA) • PORTA1 • PUD	~(WR   ADA) • PORTA0 • PUD
DDOE	SRE	SRE	SRE	SRE
DDOV	WR   ADA	WR   ADA	WR   ADA	WR   ADA
PVOE	SRE	SRE	SRE	SRE
PVOV	A3 • ADA   D3 OUTPUT • WR	A2• ADA   D2 OUTPUT • WR	A1 • ADA   D1 OUTPUT • WR	A0 • ADA   D0 OUTPUT • WR
DIEOE	0	0	0	0
DIEOV	0	0	0	0
DI	D3 INPUT	D2 INPUT	D1 INPUT	D0 INPUT
AIO	_	_	_	_

**Table 29.** Overriding Signals for Alternate Functions in PA3..PA0<sup>(1)</sup>

Note: 1. ADA is short for ADdress Active and represents the time when address is output. See "External Memory Interface" on page 27 for details.

Alternate Functions of The Port B pins with alternate functions are shown in Table 30.

Port B

Table 30. Port B Pins Alternate Functions

Port Pin	Alternate Functions
PB7	OC2/OC1C <sup>(1)</sup> (Output Compare and PWM Output for Timer/Counter2 or Output Compare and PWM Output C for Timer/Counter1)
PB6	OC1B (Output Compare and PWM Output B for Timer/Counter1)
PB5	OC1A (Output Compare and PWM Output A for Timer/Counter1)
PB4	OC0 (Output Compare and PWM Output for Timer/Counter0)
PB3	MISO (SPI Bus Master Input/Slave Output)
PB2	MOSI (SPI Bus Master Output/Slave Input)
PB1	SCK (SPI Bus Serial Clock)
PB0	SS (SPI Slave Select input)

Note: 1. OC1C not applicable in ATmega103 compatibility mode.

The alternate pin configuration is as follows:

## • OC2/OC1C, Bit 7

OC2, Output Compare Match output: The PB7 pin can serve as an external output for the Timer/Counter2 Output Compare. The pin has to be configured as an output (DDB7 set (one)) to serve this function. The OC2 pin is also the output pin for the PWM mode timer function.

OC1C, Output Compare Match C output: The PB7 pin can serve as an external output for the Timer/Counter1 Output Compare C. The pin has to be configured as an output (DDB7 set (one)) to serve this function. The OC1C pin is also the output pin for the PWM mode timer function.



## • OC1B, Bit 6

OC1B, Output Compare Match B output: The PB6 pin can serve as an external output for the Timer/Counter1 Output Compare B. The pin has to be configured as an output (DDB6 set (one)) to serve this function. The OC1B pin is also the output pin for the PWM mode timer function.

## • OC1A, Bit 5

OC1A, Output Compare Match A output: The PB5 pin can serve as an external output for the Timer/Counter1 Output Compare A. The pin has to be configured as an output (DDB5 set (one)) to serve this function. The OC1A pin is also the output pin for the PWM mode timer function.

## • OC0, Bit 4

OC0, Output Compare Match output: The PB4 pin can serve as an external output for the Timer/Counter0 Output Compare. The pin has to be configured as an output (DDB4 set (one)) to serve this function. The OC0 pin is also the output pin for the PWM mode timer function.

## • MISO – Port B, Bit 3

MISO: Master Data input, Slave Data output pin for SPI channel. When the SPI is enabled as a Master, this pin is configured as an input regardless of the setting of DDB3. When the SPI is enabled as a Slave, the data direction of this pin is controlled by DDB3. When the pin is forced to be an input, the pull-up can still be controlled by the PORTB3 bit.

## • MOSI – Port B, Bit 2

MOSI: SPI Master Data output, Slave Data input for SPI channel. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB2. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB2. When the pin is forced to be an input, the pull-up can still be controlled by the PORTB2 bit.

## • SCK – Port B, Bit 1

SCK: Master Clock output, Slave Clock input pin for SPI channel. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB1. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB1. When the pin is forced to be an input, the pull-up can still be controlled by the PORTB1 bit.

## • SS – Port B, Bit 0

 $\overline{SS}$ : Slave Port Select input. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB0. As a Slave, the SPI is activated when this pin is driven low. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB0. When the pin is forced to be an input, the pull-up can still be controlled by the PORTB0 bit.

Table 31 and Table 32 relate the alternate functions of Port B to the overriding signals shown in Figure 33 on page 71. SPI MSTR INPUT and SPI SLAVE OUTPUT constitute the MISO signal, while MOSI is divided into SPI MSTR OUTPUT and SPI SLAVE INPUT.



Signal Name	PB7/OC2/OC1C	PB6/OC1B	PB5/OC1A	PB4/OC0
PUOE	0	0	0	0
PUOV	0	0	0	0
DDOE	0	0	0	0
DDOV	0	0	0	0
PVOE	OC2/OC1C ENABLE <sup>(1)</sup>	OC1B ENABLE	OC1A ENABLE	OC0 ENABLE
PVOV	OC2/OC1C <sup>(1)</sup>	OC1B	OC1A	OC0B
DIEOE	0	0	0	0
DIEOV	0	0	0	0
DI	_	-	-	_
AIO	_	-	-	_

Table 31. Overriding Signals for Alternate Functions in PB7..PB4

Note: 1. See "Output Compare Modulator (OCM1C2)" on page 161 for details. OC1C does not exist in ATmega103 compatibility mode.

Table 32. Overriding Signals for Alternate Functions in P	PB3PB0
---	--------

Signal Name	PB3/MISO	PB2/MOSI	PB1/SCK	PB0/SS
PUOE	SPE • MSTR	SPE • MSTR	SPE • MSTR	SPE • MSTR
PUOV	PORTB3 • PUD	PORTB2 • PUD	PORTB1 • PUD	PORTB0 • PUD
DDOE	SPE • MSTR	SPE • MSTR	SPE • MSTR	SPE • MSTR
DDOV	0	0	0	0
PVOE	SPE • MSTR	SPE • MSTR	SPE • MSTR	0
PVOV	SPI SLAVE OUTPUT	SPI MSTR OUTPUT	SCK OUTPUT	0
DIEOE	0	0	0	0
DIEOV	0	0	0	0
DI	SPI MSTR INPUT	SPI SLAVE INPUT	SCK INPUT	SPI SS
AIO	_	_	_	_



Alternate Functions of Port C

**ns of** In ATmega103 compatibility mode, Port C is output only. The Port C has an alternate function as the address high byte for the External Memory Interface

Table 33. Port C Pins Alternate Functions

Port Pin	Alternate Function
PC7	A15
PC6	A14
PC5	A13
PC4	A12
PC3	A11
PC2	A10
PC1	A9
PC0	A8

Table 34 and Table 35 relate the alternate functions of Port C to the overriding signals shown in Figure 33 on page 71.

 Table 34.
 Overriding Signals for Alternate Functions in PC7..PC4

Signal Name	PC7/A15	PC6/A14	PC5/A13	PC4/A12
PUOE	SRE • (XMM <sup>(1)</sup> <1)	SRE • (XMM<2)	SRE • (XMM<3)	SRE • (XMM<4)
PUOV	0	0	0	0
DDOE	SRE • (XMM<1)	SRE • (XMM<2)	SRE • (XMM<3)	SRE • (XMM<4)
DDOV	1	1	1	1
PVOE	SRE • (XMM<1)	SRE • (XMM<2)	SRE • (XMM<3)	SRE • (XMM<4)
PVOV	A11	A10	A9	A8
DIEOE	0	0	0	0
DIEOV	0	0	0	0
DI	-	_	_	-
AIO	-	-	_	-



Signal Name	PC3/A11	PC2/A10	PC1/A9	PC0/A8
PUOE	SRE • (XMM<5)	SRE • (XMM<6)	SRE • (XMM<7)	SRE • (XMM<7)
PUOV	0	0	0	0
DDOE	SRE • (XMM<5)	SRE • (XMM<6)	SRE • (XMM<7)	SRE • (XMM<7)
DDOV	1	1	1	1
PVOE	SRE • (XMM<5)	SRE • (XMM<6)	SRE • (XMM<7)	SRE • (XMM<7)
PVOV	A11	A10	A9	A8
DIEOE	0	0	0	0
DIEOV	0	0	0	0
DI	-	_	_	-
AIO	-	_	_	_

Table 35.	Overriding Signals for Alternate Functions in PC3PC0 <sup>(1)</sup>
-----------	---

Note: 1. XMM = 0 in ATmega103 compatibility mode.

The Port D pins with alternate functions are shown in Table 36.

Alternate Functions of Port D

 Table 36.
 Port D Pins Alternate Functions

Port Pin	Alternate Function
PD7	T2 (Timer/Counter2 Clock Input)
PD6	T1 (Timer/Counter1 Clock Input)
PD5	XCK1 <sup>(1)</sup> (USART1 External Clock Input/Output)
PD4	ICP1 (Timer/Counter1 Input Capture Pin)
PD3	INT3/TXD1 <sup>(1)</sup> (External Interrupt3 Input or UART1 Transmit Pin)
PD2	INT2/RXD1 <sup>(1)</sup> (External Interrupt2 Input or UART1 Receive Pin)
PD1	INT1/SDA <sup>(1)</sup> (External Interrupt1 Input or TWI Serial DAta)
PD0	INT0/SCL <sup>(1)</sup> (External Interrupt0 Input or TWI Serial CLock)

Note: 1. XCK1, TXD1, RXD1, SDA, and SCL not applicable in ATmega103 compatibility mode.

The alternate pin configuration is as follows:

## • T2 – Port D, Bit 7

T2, Timer/Counter2 Counter Source.

## • T1 – Port D, Bit 6

T1, Timer/Counter1 Counter Source.

## • XCK1 – Port D, Bit 5

XCK1, USART1 External Clock. The Data Direction Register (DDD5) controls whether the clock is output (DDD5 set) or input (DDD5 cleared). The XCK1 pin is active only when the USART1 operates in synchronous mode.

## • ICP1 – Port D, Bit 4

ICP1 – Input Capture Pin1: The PD4 pin can act as an Input Capture pin for Timer/Counter1.



## • INT3/TXD1 – Port D, Bit 3

INT3, External Interrupt Source 3: The PD3 pin can serve as an External Interrupt source to the MCU.

TXD1, Transmit Data (Data output pin for the USART1). When the USART1 transmitter is enabled, this pin is configured as an output regardless of the value of DDD3.

## • INT2/RXD1 – Port D, Bit 2

INT2, External Interrupt source 2. The PD2 pin can serve as an External Interrupt source to the MCU.

RXD1, Receive Data (Data input pin for the USART1). When the USART1 receiver is enabled this pin is configured as an input regardless of the value of DDD2. When the USART forces this pin to be an input, the pull-up can still be controlled by the PORTD2 bit.

#### • INT1/SDA – Port D, Bit 1

INT1, External Interrupt Source 1. The PD1 pin can serve as an External Interrupt source to the MCU.

SDA, Two-wire Serial Interface Data: When the TWEN bit in TWCR is set (one) to enable the Two-wire Serial Interface, pin PD1 is disconnected from the port and becomes the serial data I/O pin for the Two-wire Serial Interface. In this mode, there is a spike filter on the pin to suppress spikes shorter than 50 ns on the input signal, and the pin is driven by an open drain driver with slew-rate limitation.

#### • INT0/SCL – Port D, Bit 0

INTO, External Interrupt Source 0. The PD0 pin can serve as an External Interrupt source to the MCU.

SCL, Two-wire Serial Interface Clock: When the TWEN bit in TWCR is set (one) to enable the Two-wire Serial Interface, pin PD0 is disconnected from the port and becomes the serial clock I/O pin for the Two-wire Serial Interface. In this mode, there is a spike filter on the pin to suppress spikes shorter than 50 ns on the input signal, and the pin is driven by an open drain driver with slew-rate limitation.

Table 37 and Table 38 relates the alternate functions of Port D to the overriding signals shown inFigure 33 on page 71.



Signal Name	PD7/T2	PD6/T1	PD5/XCK1	PD4/ICP1
PUOE	0	0	0	0
PUOV	0	0	0	0
DDOE	0	0	0	0
DDOV	0	0	0	0
PVOE	0	0	UMSEL1	0
PVOV	0	0	XCK1 OUTPUT	0
DIEOE	0	0	0	0
DIEOV	0	0	0	0
DI	T2 INPUT	T1 INPUT	XCK1 INPUT	ICP1 INPUT
AIO	-	-	-	-

Table 37. Overriding Signals for Alternate Functions PD7..PD4

 Table 38.
 Overriding Signals for Alternate Functions in PD3..PD0<sup>(1)</sup>

Signal Name	PD3/INT3/TXD1	PD2/INT2/RXD1	PD1/INT1/SDA	PD0/INT0/SCL
PUOE	TXEN1	RXEN1	TWEN	TWEN
PUOV	0	PORTD2 • PUD	PORTD1 • PUD	PORTD0 • PUD
DDOE	TXEN1	RXEN1	TWEN	TWEN
DDOV	1	0	SDA_OUT	SCL_OUT
PVOE	TXEN1	0	TWEN	TWEN
PVOV	TXD1	0	0	0
DIEOE	INT3 ENABLE	INT2 ENABLE	INT1 ENABLE	INT0 ENABLE
DIEOV	1	1	1	1
DI	INT3 INPUT	INT2 INPUT/RXD1	INT1 INPUT	INT0 INPUT
AIO	_	-	SDA INPUT	SCL INPUT

Note: 1. When enabled, the Two-wire Serial Interface enables Slew-rate controls on the output pins PD0 and PD1. This is not shown on the figure. In addition, spike filters are connected between the AIO outputs shown in the port figure and the digital logic of the TWI module.



Alternate Functions of The Port E pins with alternate functions are shown in Table 39. Port E

 Table 39.
 Port E Pins Alternate Functions

Port Pin	Alternate Function
PE7	INT7/ICP3 <sup>(1)</sup> (External Interrupt 7 Input or Timer/Counter3 Input Capture Pin)
PE6	INT6/ T3 <sup>(1)</sup> (External Interrupt 6 Input or Timer/Counter3 Clock Input)
PE5	INT5/OC3C <sup>(1)</sup> (External Interrupt 5 Input or Output Compare and PWM Output C for Timer/Counter3)
PE4	INT4/OC3B <sup>(1)</sup> (External Interrupt 4 Input or Output Compare and PWM Output B for Timer/Counter3)
PE3	AIN1/OC3A <sup>(1)</sup> (Analog Comparator Negative Input or Output Compare and PWM Output A for Timer/Counter3)
PE2	AIN0/XCK0 <sup>(1)</sup> (Analog Comparator Positive Input or USART0 external clock input/output)
PE1	PDO/TXD0 (Programming Data Output or UART0 Transmit Pin)
PE0	PDI/RXD0 (Programming Data Input or UART0 Receive Pin)

Note: 1. ICP3, T3, OC3C, OC3B, OC3B, OC3A, and XCK0 not applicable in ATmega103 compatibility mode.

## • INT7/ICP3 - Port E, Bit 7

INT7, External Interrupt Source 7: The PE7 pin can serve as an External Interrupt source.

ICP3 – Input Capture Pin3: The PE7 pin can act as an Input Capture pin for Timer/Counter3.

## • INT6/T3 - Port E, Bit 6

INT6, External Interrupt Source 6: The PE6 pin can serve as an External Interrupt source.

T3, Timer/Counter3 Counter Source.

## • INT5/OC3C - Port E, Bit 5

INT5, External Interrupt Source 5: The PE5 pin can serve as an External Interrupt source.

OC3C, Output Compare Match C output: The PE5 pin can serve as an external output for the Timer/Counter3 Output Compare C. The pin has to be configured as an output (DDE5 set – one) to serve this function. The OC3C pin is also the output pin for the PWM mode timer function.

## • INT4/OC3B – Port E, Bit 4

INT4, External Interrupt Source 4: The PE4 pin can serve as an External Interrupt source.

OC3B, Output Compare Match B output: The PE4 pin can serve as an external output for the Timer/Counter3 Output Compare B. The pin has to be configured as an output (DDE4 set – one) to serve this function. The OC3B pin is also the output pin for the PWM mode timer function.

## • AIN1/OC3A – Port E, Bit 3

AIN1 – Analog Comparator Negative input. This pin is directly connected to the negative input of the Analog Comparator.

OC3A, Output Compare Match A output: The PE3 pin can serve as an external output for the Timer/Counter3 Output Compare A. The pin has to be configured as an output (DDE3 set – one) to serve this function. The OC3A pin is also the output pin for the PWM mode timer function.



#### • AIN0/XCK0 – Port E, Bit 2

AIN0 – Analog Comparator Positive input. This pin is directly connected to the positive input of the Analog Comparator.

XCK0, USART0 External Clock. The Data Direction Register (DDE2) controls whether the clock is output (DDE2 set) or input (DDE2 cleared). The XCK0 pin is active only when the USART0 operates in synchronous mode.

#### PDO/TXD0 – Port E, Bit 1

PDO, SPI Serial Programming Data output. During Serial Program Downloading, this pin is used as data output line for the ATmega64.

TXD0, UART0 Transmit Pin.

#### • PDI/RXD0 – Port E, Bit 0

PDI, SPI Serial Programming Data input. During serial program downloading, this pin is used as data input line for the ATmega64.

RXD0, USART0 Receive pin. Receive Data (Data Input pin for the USART0). When the USART0 Receiver is enabled this pin is configured as an input regardless of the value of DDRE0. When the USART0 forces this pin to be an input, a logical one in PORTE0 will turn on the internal pull-up.

Table 40 and Table 41 relates the alternate functions of Port E to the overriding signals shown in Figure 33 on page 71.

Signal Name	PE7/INT7/ICP3	PE6/INT6/T3	PE5/INT5/OC3C	PE4/INT4/OC3B
PUOE	0	0	0	0
PUOV	0	0	0	0
DDOE	0	0	0	0
DDOV	0	0	0	0
PVOE	0	0	OC3C ENABLE	OC3B ENABLE
PVOV	0	0	OC3C	OC3B
DIEOE	INT7 ENABLE	INT6 ENABLE	INT5 ENABLE	INT4 ENABLE
DIEOV	1	1	1	1
DI	INT7 INPUT/ICP3 INPUT	INT7 INPUT/T3 INPUT	INT5 INPUT	INT4 INPUT
AIO	-	-	_	-

 Table 40.
 Overriding Signals for Alternate Functions PE7..PE4



Signal Name	PE3/AIN1/OC3A	PE2/AIN0/XCK0	PE1/PDO/TXD0	PE0/PDI/RXD0
PUOE	0	0	TXEN0	RXEN0
PUOV	0	0	0	PORTE0 • PUD
DDOE	0	0	TXEN0	RXEN0
DDOV	0	0	1	0
PVOE	OC3B ENABLE	UMSEL0	TXEN0	0
PVOV	OC3B	XCK0 OUTPUT	TXD0	0
DIEOE	0	0	0	0
DIEOV	0	0	0	0
DI	0	XCK0 INPUT	-	RXD0
AIO	AIN1 INPUT	AIN0 INPUT	_	_

Table 41.	Overriding	Signals for Alternate	Functions in PE3PE0
-----------	------------	-----------------------	---------------------

Alternate Functions of Port F The Port F has an alternate function as analog input for the ADC as shown in Table 42. If some Port F pins are configured as outputs, it is essential that these do not switch when a conversion is in progress. This might corrupt the result of the conversion. In ATmega103 compatibility mode Port F is input only. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS) and PF4(TCK) will be activated even if a reset occurs.

Table 42. Port F Pins Alternate Functions

Port Pin	Alternate Function
PF7	ADC7/TDI (ADC input channel 7 or JTAG Test Data Input)
PF6	ADC6/TDO (ADC input channel 6 or JTAG Test Data Output)
PF5	ADC5/TMS (ADC input channel 5 or JTAG Test mode Select)
PF4	ADC4/TCK (ADC input channel 4 or JTAG Test Clock)
PF3	ADC3 (ADC input channel 3)
PF2	ADC2 (ADC input channel 2)
PF1	ADC1 (ADC input channel 1)
PF0	ADC0 (ADC input channel 0)

## • TDI, ADC7 – Port F, Bit 7

ADC7, Analog to Digital Converter, Channel 7.

TDI, JTAG Test Data In: Serial input data to be shifted in to the Instruction Register or Data Register (scan chains). When the JTAG interface is enabled, this pin can not be used as an I/O pin.

## • TDO, ADC6 - Port F, Bit 6

ADC6, Analog to Digital Converter, Channel 6.

TDO, JTAG Test Data Out: Serial output data from Instruction Register or Data Register. When the JTAG interface is enabled, this pin can not be used as an I/O pin.

The TDO pin is tri-stated unless TAP states that shift out data are entered.



## • TMS, ADC5 - Port F, Bit 5

ADC5, Analog to Digital Converter, Channel 5.

TMS, JTAG Test mode Select: This pin is used for navigating through the TAP-controller state machine. When the JTAG interface is enabled, this pin can not be used as an I/O pin.

## • TCK, ADC4 – Port F, Bit 4

ADC4, Analog to Digital Converter, Channel 4.

TCK, JTAG Test Clock: JTAG operation is synchronous to TCK. When the JTAG interface is enabled, this pin can not be used as an I/O pin.

## • ADC3 - ADC0 - Port F, Bit 3..0

Analog to Digital Converter, Channel 3..0.

Signal Name	PF7/ADC7/TDI	PF6/ADC6/TDO	PF5/ADC5/TMS	PF4/ADC4/TCK
PUOE	JTAGEN	JTAGEN	JTAGEN	JTAGEN
PUOV	1	0	1	1
DDOE	JTAGEN	JTAGEN	JTAGEN	JTAGEN
DDOV	0	SHIFT_IR + SHIFT_DR	0	0
PVOE	0	JTAGEN	0	0
PVOV	0	TDO	0	0
DIEOE	JTAGEN	JTAGEN	JTAGEN	JTAGEN
DIEOV	0	0	0	0
DI	-	-	-	-
AIO	TDI/ADC7 INPUT	ADC6 INPUT	TMS/ADC5 INPUT	TCKADC4 INPUT

Table 40	<b>O</b>	0:	A   4	<b>F</b>	
Table 43.	Overriaing	Signals for	Alternate	Functions I	n PF7PF4



Signal Name	PF3/ADC3	PF2/ADC2	PF1/ADC1	PF0/ADC0
PUOE	0	0	0	0
PUOV	0	0	0	0
DDOE	0	0	0	0
DDOV	0	0	0	0
PVOE	0	0	0	0
PVOV	0	0	0	0
DIEOE	0	0	0	0
DIEOV	0	0	0	0
DI	-	-	-	-
AIO	ADC3 INPUT	ADC2 INPUT	ADC1 INPUT	ADC0 INPUT

Table 44. Overriding Signals for Alternate Functions in PF3..PF0

Port G

Alternate Functions of In ATmega103 compatibility mode, only the alternate functions are the defaults for Port G, and Port G cannot be used as General Digital Port Pins. The alternate pin configuration is as follows:

Table 45. Port G Pins Alternate Functions

Port Pin	Alternate Function
PG4	TOSC1 (RTC Oscillator Timer/Counter0)
PG3	TOSC2 (RTC Oscillator Timer/Counter0)
PG2	ALE (Address Latch Enable to external memory)
PG1	RD (Read strobe to external memory)
PG0	WR (Write strobe to external memory)

• TOSC1 – Port G, Bit 4

TOSC2, Timer Oscillator pin 1: When the AS0 bit in ASSR is set (one) to enable asynchronous clocking of Timer/Counter0, pin PG4 is disconnected from the port, and becomes the inverting output of the Oscillator amplifier. In this mode, a crystal Oscillator is connected to this pin, and the pin can not be used as an I/O pin.

## TOSC2 – Port G, Bit 3

TOSC2, Timer Oscillator pin 2: When the AS0 bit in ASSR is set (one) to enable asynchronous clocking of Timer/Counter0, pin PG3 is disconnected from the port, and becomes the input of the inverting Oscillator amplifier. In this mode, a crystal Oscillator is connected to this pin, and the pin cannot be used as an I/O pin.

## • ALE – Port G, Bit 2

ALE is the external data memory Address Latch Enable signal.

## • RD – Port G, Bit 1

RD is the external data memory read control strobe.



## • WR - Port G, Bit 0

 $\overline{WR}$  is the external data memory write control strobe.

Table 46 and Table 47 relates the alternate functions of Port G to the overriding signals shown in Figure 33 on page 71.

Signal Name	PG4/TOSC1	PG3/TOSC2	PG2/ALE	PG1/RD
PUOE	AS0	AS0	SRE	SRE
PUOV	0	0	0	0
DDOE	AS0	AS0	SRE	SRE
DDOV	0	0	1	1
PVOE	0	0	SRE	SRE
PVOV	0	0	ALE	RD
DIEOE	AS0	AS0	0	0
DIEOV	0	0	0	0
DI	_	-	_	-
AIO	T/C0 OSC INPUT	T/C0 OSC OUTPUT	-	_

Table 46. Overriding Signals for Alternate Functions in PG4..PG1

Table 47.	Overriding Signals for Alternate Functions in PG0
-----------	---

Signal Name	PG0/WR
PUOE	SRE
PUOV	0
DDOE	SRE
DDOV	1
PVOE	SRE
PVOV	WR
DIEOE	0
DIEOV	0
DI	_
AIO	-

## Register Description for I/O Ports

PORTA – Port A Data Register	Bit	7	6	5	4	3	2	1	0	
	0x1B (0x3B)	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	PORTA
	Read/Write	R/W								
	Initial Value	0	0	0	0	0	0	0	0	
DDRA – Port A Data Direction Register	Bit	7	6	5	4	3	2	1	0	
	0x1A (0x3A)	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	DDRA
	Read/Write	R/W								
	Initial Value	0	0	0	0	0	0	0	0	
PINA – Port A Input Pins Address	Bit	7	6	5	4	3	2	1	0	
	0x19 (0x39)	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	PINA
	Read/Write	R	R	R	R	R	R	R	R	
	Initial Value	N/A								
PORTB – Port B Data Register	Bit	7	6	5	4	3	2	1	0	
Register	0x18 (0x38)	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	PORTB
	Read/Write	R/W								
	Initial Value	0	0	0	0	0	0	0	0	
DDRB – Port B Data Direction Register	Bit	7	6	5	4	3	2	1	0	
Billeotion Register	0x17 (0x37)	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	DDRB
	Read/Write	R/W								
	Initial Value	0	0	0	0	0	0	0	0	
PINB – Port B Input Pins Address	Bit	7	6	5	4	3	2	1	0	
	0x16 (0x36)	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	PINB
	Read/Write	R	R	R	R	R	R	R	R	
	Initial Value	N/A								
PORTC – Port C Data Register	Bit	7	6	5	4	3	2	1	0	
Register	0x15 (0x35)	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	PORTC
	Read/Write	R/W								
	Initial Value	0	0	0	0	0	0	0	0	
DDRC – Port C Data Direction Register	Bit	7	6	5	4	3	2	1	0	
	0x14 (0x34)	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	DDRC
	Read/Write	R/W								
	Initial Value	0	0	0	0	0	0	0	0	



# PINC – Port C Input

PINC – Port C Input Pins Address	Bit	7	6	5	4	3	2	1	0	
FIIIS Address	0x13 (0x33)	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	PINC
	Read/Write	R	R	R	R	R	R	R	R	
	Initial Value	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
PORTD – Port D Data	Zero Outpu	it. The po and PIN	ort pins a C registe	issumes ers are a	their Init	ial Value	, even if	the clocl	k is not ru	being Push-pull nning. Note that , and should not
Register	Bit	7	6	5	4	3	2	1	0	
. togicito.	0x12 (0x32)	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	PORTD
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Initial Value	0	0	0	0	0	0	0	0	
DDRD – Port D Data										
Direction Register	Bit	7	6	5	4	3	2	1	0	
j	0x11 (0x31)	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	DDRD
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Initial Value	0	0	0	0	0	0	0	0	
PIND – Port D Input Pins Address	Bit	7	6	5	4	3	2	1	0	
	0x10 (0x30)	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	PIND
	Read/Write	R	R	R	R	R	R	R	R	
	Initial Value	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
PORTE – Port E Data Register	Bit	7	6	5	4	3	2	1	0	
Register	0x03 (0x23)	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	PORTE
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Initial Value	0	0	0	0	0	0	0	0	
DDRE – Port E Data Direction Register	Bit	7	6	5	4	3	2	1	0	
	0x02 (0x22)	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	DDRE
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Initial Value	0	0	0	0	0	0	0	0	
PINE – Port E Input										
Pins Address	Bit	7	6	5	4	3	2	1	0	
	0x01 (0x21)	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	PINF
	Read/Write	R	R	R	R	R	R	R	R	
	Initial Value	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
PORTF – Port F Data Register	Bit	7	6	5	4	3	2	1	0	
	(0x62)	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	PORTF
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Initial Value	0	0	0	0	0	0	0	0	



DDRF – Port F Data										
Direction Register	Bit	7	6	5	4	3	2	1	0	
	(0x61)	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	DDRF
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Initial Value	0	0	0	0	0	0	0	0	
DINE Dart Elmout										
PINF – Port F Input Pins Address	Bit	7	6	5	4	3	2	1	0	
Fills Address	0x00 (0x20)	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	PINF
	Read/Write	R	R	R	R	R	R	R	R	
	Initial Value	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
	Note that F where Port			-		not ava	ilable in	ATmeg	a103 cor	npatibility mode
PORTG – Port G Data										
Pagistar	Bit	7	6	5	4	0	2	1	•	
Register		1	0	5	4	3	2		0	
Register	(0x65)	-	-	-	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	PORTG
Register	(0x65) Read/Write	– R	– R	– R	PORTG4 R/W	PORTG3 R/W	PORTG2 R/W	PORTG1 R/W	PORTG0 R/W	PORTG
Register	(0x65)	-	-	-	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	PORTG
-	(0x65) Read/Write	– R	– R	– R	PORTG4 R/W	PORTG3 R/W	PORTG2 R/W	PORTG1 R/W	PORTG0 R/W	PORTG
DDRG – Port G Data	(0x65) Read/Write	– R	– R	– R	PORTG4 R/W	PORTG3 R/W	PORTG2 R/W	PORTG1 R/W	PORTG0 R/W	PORTG
-	(0x65) Read/Write Initial Value	– R 0	– R 0	– R 0	PORTG4 R/W 0	PORTG3 R/W 0	PORTG2 R/W 0	PORTG1 R/W 0	PORTG0 R/W 0	PORTG
DDRG – Port G Data	(0x65) Read/Write Initial Value Bit	- R 0 7	- R 0 6	- R 0 5	PORTG4 R/W 0 4	PORTG3 R/W 0 3	PORTG2 R/W 0 2	PORTG1 R/W 0	PORTG0 R/W 0	
DDRG – Port G Data	(0x65) Read/Write Initial Value Bit (0x64)	- R 0 7	- R 0 6 -	- R 0 5 -	PORTG4 R/W 0 4 DDG4	PORTG3 R/W 0 3 DDG3	PORTG2 R/W 0 2 DDG2	PORTG1 R/W 0 1 DDG1	PORTG0 R/W 0 0 DDG0	
DDRG – Port G Data Direction Register	(0x65) Read/Write Initial Value Bit (0x64) Read/Write	- R 0 7 -	- R 0 6 - R	- R 0 5 - R	PORTG4 R/W 0 4 DDG4 R/W	PORTG3 R/W 0 3 DDG3 R/W	PORTG2 R/W 0 2 DDG2 R/W	PORTG1 R/W 0 1 DDG1 R/W	PORTG0 R/W 0 DDG0 R/W	
DDRG – Port G Data Direction Register PING – Port G Input	(0x65) Read/Write Initial Value Bit (0x64) Read/Write Initial Value	– R 0 7 R 0	- R 0 6	- R 0 5 - R 0	PORTG4 R/W 0 4 DDG4 R/W 0	PORTG3 R/W 0 3 DDG3 R/W 0	PORTG2 R/W 0 2 DDG2 R/W 0	PORTG1 R/W 0 1 DDG1 R/W 0	PORTGO R/W 0 DDGO R/W 0	
DDRG – Port G Data Direction Register	(0x65) Read/Write Initial Value Bit (0x64) Read/Write Initial Value Bit	- R 0 7 -	- R 0 6 - R	- R 0 5 - R	PORTG4 R/W 0 4 DDG4 R/W	PORTG3 R/W 0 3 DDG3 R/W	PORTG2 R/W 0 2 DDG2 R/W	PORTG1 R/W 0 1 DDG1 R/W	PORTG0 R/W 0 DDG0 R/W 0 0	
DDRG – Port G Data Direction Register PING – Port G Input	(0x65) Read/Write Initial Value Bit (0x64) Read/Write Initial Value	- R 0 - R 0 7	- R 0 6 - R 0	- R 0 5 - R 0 5	PORTG4 R/W 0 4 DDG4 R/W 0 4	PORTG3 R/W 0 3 DDG3 R/W 0 3	PORTG2 R/W 0 2 DDG2 R/W 0 2	PORTG1 R/W 0 1 DDG1 R/W 0	PORTGO R/W 0 DDGO R/W 0	DDRG
DDRG – Port G Data Direction Register PING – Port G Input	(0x65) Read/Write Initial Value Bit (0x64) Read/Write Initial Value Bit (0x63)	– R 0 7 R 0 7 7	- R 0 - R 0 6 -	- R 0 - R 0 5 -	PORTG4 R/W 0 4 DDG4 R/W 0 4 PING4	PORTG3 R/W 0 3 DDG3 R/W 0 3 PING3	PORTG2 R/W 0 2 DDG2 R/W 0 2 PING2	PORTG1 R/W 0 1 DDG1 R/W 0 1 PING1	PORTG0 R/W 0 DDG0 R/W 0 0 PING0	DDRG

Note that PORTG, DDRG, and PING are not available in ATmega103 compatibility mode. In the ATmega103 compatibility mode Port G serves its alternate functions only (TOSC1, TOSC2,  $\overline{WR}$ ,  $\overline{RD}$  and ALE).



## External Interrupts

The External Interrupts are triggered by the INT7:0 pins. Observe that, if enabled, the interrupts will trigger even if the INT7:0 pins are configured as outputs. This feature provides a way of generating a software interrupt. The external interrupts can be triggered by a falling or rising edge or a low level. This is set up as indicated in the specification for the External Interrupt Control Registers – EICRA (INT3:0) and EICRB (INT7:4). When the External Interrupt is enabled and is configured as level triggered, the interrupt will trigger as long as the pin is held low. Note that recognition of falling or rising edge interrupts on INT7:4 requires the presence of an I/O clock, described in "Clock Systems and their Distribution" on page 37. Low level interrupts can be used for waking the part also from sleep modes other than Idle mode. The I/O clock is halted in all sleep modes except Idle mode.

Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changed level must be held for some time to wake up the MCU. This makes the MCU less sensitive to noise. The changed level is sampled twice by the Watchdog Oscillator clock. The period of the Watchdog Oscillator is 1 µs (nominal) at 5.0V and 25°C. The frequency of the Watchdog Oscillator is voltage dependent as shown in the "Electrical Characteristics" on page 325. The MCU will wake up if the input has the required level during this sampling or if it is held until the end of the start-up time. The start-up time is defined by the SUT Fuses as described in "Clock Systems and their Distribution" on page 37. If the level is sampled twice by the Watchdog Oscillator clock but disappears before the end of the start-up time, the MCU will still wake up, but no interrupt will be generated. The required level must be held long enough for the MCU to complete the wake up to trigger the level interrupt.

## EICRA – External Interrupt Control Register A

Bit	7	6	5	4	3	2	1	0	
(0x6A)	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	EICRA
Read/Write	R/W	•							
Initial Value	0	0	0	0	0	0	0	0	

This Register can not be reached in ATmega103 compatibility mode, but the Initial Value defines INT3:0 as low level interrupts, as in ATmega103.

## • Bits 7..0 - ISC31, ISC30 - ISC00, ISC00: External Interrupt 3 - 0 Sense Control Bits

The External Interrupts 3 - 0 are activated by the external pins INT3:0 if the SREG I-flag and the corresponding interrupt mask in the EIMSK is set. The level and edges on the external pins that activate the interrupts are defined in Table 48. Edges on INT3..INT0 are registered asynchronously. Pulses on INT3:0 pins wider than the minimum pulse width given in Table 49 will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt. If enabled, a level triggered interrupt will generate an interrupt request as long as the pin is held low. When changing the ISCn bit, an interrupt can occur. Therefore, it is recommended to first disable INTn by clearing its Interrupt Enable bit in the EIMSK Register. Then, the ISCn bit can be changed. Finally, the INTn interrupt flag should be cleared by writing a logical one to its Interrupt Flag bit (INTFn) in the EIFR Register before the interrupt is re-enabled.



## Table 48. Interrupt Sense Control<sup>(1)</sup>

ISCn1	ISCn0	Description
0	0	The low level of INTn generates an interrupt request.
0	1	Reserved
1	0	The falling edge of INTn generates asynchronously an interrupt request.
1	1	The rising edge of INTn generates asynchronously an interrupt request.

Note: 1. n = 3, 2, 1or 0.

When changing the ISCn1/ISCn0 bits, the interrupt must be disabled by clearing its Interrupt Enable bit in the EIMSK Register. Otherwise an interrupt can occur when the bits are changed.

#### Table 49. Asynchronous External Interrupt Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
t <sub>INT</sub>	Minimum pulse width for asynchronous External Interrupt			50		ns

## **EICRB** – External **Interrupt Control Register B**

Bit	7	6	5	4	3	2	1	0	
0x3A (0x5A)	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	EICRB
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

## Bits 7..0 – ISC71, ISC70 - ISC41, ISC40: External Interrupt 7 - 4 Sense Control Bits

The External Interrupts 7 - 4 are activated by the external pins INT7:4 if the SREG I-flag and the corresponding interrupt mask in the EIMSK is set. The level and edges on the external pins that activate the interrupts are defined in Table 50. The value on the INT7:4 pins are sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. Observe that CPU clock frequency can be lower than the XTAL frequency if the XTAL divider is enabled. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt. If enabled, a level triggered interrupt will generate an interrupt request as long as the pin is held low.

 Table 50.
 Interrupt Sense Control<sup>(1)</sup>

ISCn1	ISCn0	Description
0	0	The low level of INTn generates an interrupt request.
0	1	Any logical change on INTn generates an interrupt request
1	0	The falling edge between two samples of INTn generates an interrupt request.
1	1	The rising edge between two samples of INTn generates an interrupt request.

Note: 1. n = 7, 6, 5 or 4.

When changing the ISCn1/ISCn0 bits, the interrupt must be disabled by clearing its Interrupt Enable bit in the EIMSK Register. Otherwise an interrupt can occur when the bits are changed.



## EIMSK – External Interrupt Mask Register



## Bits 7..4 – INT7 - INT0: External Interrupt Request 7 - 0 Enable

When an INT7 - INT4 bit is written to one and the I-bit in the Status Register (SREG) is set (one), the corresponding external pin interrupt is enabled. The Interrupt Sense Control bits in the External Interrupt Control Registers – EICRA and EICRB defines whether the External Interrupt is activated on rising or falling edge or level sensed. Activity on any of these pins will trigger an interrupt request even if the pin is enabled as an output. This provides a way of generating a software interrupt.

## EIFR – External Interrupt Flag Register

Bit	7	6	5	4	3	2	1	0	_
0x38 (0x58)	INTF7	INTF6	INTF5	INTF4	INTF3	INTF2	INTF1	INTF0	EIFR
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

## • Bits 7..0 – INTF7 - INTF0: External Interrupt Flags 7 - 0

When an edge or logic change on the INT7:0 pin triggers an interrupt request, INTF7:0 becomes set (one). If the I-bit in SREG and the corresponding Interrupt Enable bit, INT7:0 in EIMSK, are set (one), the MCU will jump to the Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it. These flags are always cleared when INT7:0 are configured as level interrupt. Note that when entering sleep mode with the INT3:0 interrupts disabled, the input buffers on these pins will be disabled. This may cause a logic change in internal signals which will set the INTF3:0 flags. See "Digital Input Enable and Sleep Modes" on page 70 for more information.



## 8-bit Timer/Counter0 with PWM and Asynchronous Operation

Timer/Counter0 is a general purpose, single-channel, 8-bit Timer/Counter module. The main features are:

- Single Channel Counter
- Clear Timer on Compare Match (Auto Reload)
- Glitch-free, Phase Correct Pulse Width Modulator (PWM)
- Frequency Generator
- 10-bit Clock Prescaler
- Overflow and Compare Match Interrupt Sources (TOV0 and OCF0)
- Allows Clocking from External 32 kHz Watch Crystal Independent of the I/O Clock

## **Overview**

A simplified block diagram of the 8-bit Timer/Counter is shown in Figure 34. For the actual placement of I/O pins, refer to "Pin Configuration" on page 2. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listed in the "8-bit Timer/Counter Register Description" on page 104.

Figure 34. 8-bit Timer/Counter Block Diagram



Registers

The Timer/Counter (TCNT0) and Output Compare Register (OCR0) are 8-bit registers. Interrupt request (shorten as Int.Req.) signals are all visible in the Timer Interrupt Flag Register (TIFR). All interrupts are individually masked with the Timer Interrupt Mask Register (TIMSK). TIFR and TIMSK are not shown in the figure since these registers are shared by other timer units.

The Timer/Counter can be clocked internally, via the prescaler, or asynchronously clocked from the TOSC1/2 pins, as detailed later in this section. The asynchronous operation is controlled by the Asynchronous Status Register (ASSR). The Clock Select logic block controls which clock source the Timer/Counter uses to increment (or decrement) its value. The Timer/Counter is inac-



tive when no clock source is selected. The output from the Clock Select logic is referred to as the timer clock ( $clk_{T0}$ ).

The double buffered Output Compare Register (OCR0) is compared with the Timer/Counter value at all times. The result of the compare can be used by the Waveform Generator to generate a PWM or variable frequency output on the Output Compare pin (OC0). See "Output Compare Unit" on page 95. for details. The Compare Match event will also set the Compare Flag (OCF0) which can be used to generate an Output Compare interrupt request.

**Definitions** Many register and bit references in this datasheet are written in general form. A lower case "n" replaces the Timer/Counter number, in this case 0. However, when using the register or bit defines in a program, the precise form must be used, that is TCNT0 for accessing Timer/Counter0 counter value and so on.

The definitions in Table 51 are also used extensively throughout this section.

 Table 51.
 Definitions

BOTTOM	The counter reaches the BOTTOM when it becomes zero (0x00).
MAX	The counter reaches its MAXimum when it becomes 0xFF (decimal 255).
ТОР	The counter reaches the TOP when it becomes equal to the highest value in the count sequence. The TOP value can be assigned to be the fixed value 0xFF (MAX) or the value stored in the OCR0 Register. The assignment is dependent on the mode of operation.

Timer/Counter Clock Sources The Timer/Counter can be clocked by an internal synchronous or an external asynchronous clock source. The clock source  $clk_{T0}$  is by default equal to the MCU clock,  $clk_{I/O}$ . When the ASO bit in the ASSR Register is written to logic one, the clock source is taken from the Timer/Counter Oscillator connected to TOSC1 and TOSC2. For details on asynchronous operation, see "ASSR – Asynchronous Status Register" on page 107. For details on clock sources and prescaler, see "Timer/Counter Prescaler" on page 110.



## **Counter Unit**

The main part of the 8-bit Timer/Counter is the programmable bi-directional counter unit. Figure 35 shows a block diagram of the counter and its surrounding environment.

Figure 35. Counter Unit Block Diagram



Signal description (internal signals):

- count Increment or decrement TCNT0 by 1.
- direction Selects between increment and decrement.
- clear Clear TCNT0 (set all bits to zero).
- **clk**<sub>T0</sub> Timer/Counter clock.
- top Signalizes that TCNT0 has reached maximum value.
- **bottom** Signalizes that TCNT0 has reached minimum value (zero).

Depending on the mode of operation used, the counter is cleared, incremented, or decremented at each timer clock ( $clk_{T0}$ ).  $clk_{T0}$  can be generated from an external or internal clock source, selected by the Clock Select bits (CS02:0). When no clock source is selected (CS02:0 = 0) the timer is stopped. However, the TCNT0 value can be accessed by the CPU, regardless of whether  $clk_{T0}$  is present or not. A CPU write overrides (has priority over) all counter clear or count operations.

The counting sequence is determined by the setting of the WGM01 and WGM00 bits located in the Timer/Counter Control Register (TCCR0). There are close connections between how the counter behaves (counts) and how waveforms are generated on the Output Compare output OC0. For more details about advanced counting sequences and waveform generation, see "Modes of Operation" on page 98.

The Timer/Counter Overflow Flag (TOV0) is set according to the mode of operation selected by the WGM01:0 bits. TOV0 can be used for generating a CPU interrupt.

**Output Compare Unit** The 8-bit comparator continuously compares TCNT0 with the Output Compare Register (OCR0). Whenever TCNT0 equals OCR0, the comparator signals a match. A match will set the Output Compare Flag (OCF0) at the next timer clock cycle. If enabled (OCIE0 = 1), the Output Compare Flag generates an Output Compare interrupt. The OCF0 flag is automatically cleared when the interrupt is executed. Alternatively, the OCF0 flag can be cleared by software by writing a logical one to its I/O bit location. The Waveform Generator uses the match signal to generate an output according to operating mode set by the WGM01:0 bits and Compare Output mode (COM01:0) bits. The max and bottom signals are used by the Waveform Generator for handling the special cases of the extreme values in some modes of operation ("Modes of Operation" on page 98). Figure 36 shows a block diagram of the Output Compare unit.









## Compare Match Output Unit

The Compare Output mode (COM01:0) bits have two functions. The Waveform Generator uses the COM01:0 bits for defining the Output Compare (OC0) state at the next Compare Match. Also, the COM01:0 bits control the OC0 pin output source. Figure 37 shows a simplified schematic of the logic affected by the COM01:0 bit setting. The I/O Registers, I/O bits, and I/O pins in the figure are shown in bold. Only the parts of the general I/O port control registers (DDR and PORT) that are affected by the COM01:0 bits are shown. When referring to the OC0 state, the reference is for the internal OC0 Register, not the OC0 pin.





The general I/O port function is overridden by the Output Compare (OC0) from the Waveform Generator if either of the COM01:0 bits are set. However, the OC0 pin direction (input or output) is still controlled by the Data Direction Register (DDR) for the port pin. The Data Direction Register bit for the OC0 pin (DDR\_OC0) must be set as output before the OC0 value is visible on the pin. The port override function is independent of the Waveform Generation mode.

The design of the Output Compare pin logic allows initialization of the OC0 state before the output is enabled. Note that some COM01:0 bit settings are reserved for certain modes of operation. See "8-bit Timer/Counter Register Description" on page 104.

Compare Output Mode<br/>and WaveformThe Waveform Generator uses the COM01:0 bits differently in Normal, CTC, and PWM modes.<br/>For all modes, setting the COM01:0 = 0 tells the Waveform Generator that no action on the OC0<br/>Register is to be performed on the next Compare Match. For compare output actions in the non-<br/>PWM modes refer to Table 53 on page 105. For fast PWM mode, refer to Table 54 on page 105,<br/>and for phase correct PWM refer to Table 55 on page 105.

A change of the COM01:0 bits state will have effect at the first Compare Match after the bits are written. For non-PWM modes, the action can be forced to have immediate effect by using the FOC0 strobe bits.



Modes of Operation	The mode of operation, that is, the behavior of the Timer/Counter and the Output Compare pins, is defined by the combination of the Waveform Generation mode (WGM01:0) and Compare Output mode (COM01:0) bits. The Compare Output mode bits do not affect the counting sequence, while the Waveform Generation mode bits do. The COM01:0 bits control whether the PWM output generated should be inverted or not (inverted or non-inverted PWM). For non-PWM modes the COM01:0 bits control whether the output should be set, cleared, or toggled at a Compare Match (See "Compare Match Output Unit" on page 97.).
	For detailed timing information refer to "Timer/Counter Timing Diagrams" on page 102.
Normal Mode	The simplest mode of operation is the Normal mode (WGM01:0 = 0). In this mode the counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 8-bit value (TOP = $0xFF$ ) and then restarts from the bottom (0x00). In normal operation the Timer/Counter Overflow Flag (TOV0) will be set in the same timer clock cycle as the TCNT0 becomes zero. The TOV0 flag in this case behaves like a ninth bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt that automatically clears the TOV0 flag, the timer resolution can be increased by software. There are no special cases to consider in the Normal mode, a new counter value can be written anytime.
	The Output Compare unit can be used to generate interrupts at some given time. Using the Output Compare to generate waveforms in Normal mode is not recommended, since this will occupy too much of the CPU time.
Clear Timer on	In Clear Timer on Compare or CTC mode (WGM01:0 = 2), the OCR0 Register is used to manip-

Clear Timer on<br/>Compare Match (CTC)In Clear Timer on Compare or CTC mode (WGM01:0 = 2), the OCR0 Register is used to manip-<br/>ulate the counter resolution. In CTC mode the counter is cleared to zero when the counter value<br/>(TCNT0) matches the OCR0. The OCR0 defines the top value for the counter, hence also its<br/>resolution. This mode allows greater control of the Compare Match output frequency. It also sim-<br/>plifies the operation of counting external events.

The timing diagram for the CTC mode is shown in Figure 38. The counter value (TCNT0) increases until a Compare Match occurs between TCNT0 and OCR0, and then counter (TCNT0) is cleared.

Figure 38. CTC Mode, Timing Diagram



An interrupt can be generated each time the counter value reaches the TOP value by using the OCF0 flag. If the interrupt is enabled, the interrupt handler routine can be used for updating the TOP value. However, changing the TOP to a value close to BOTTOM when the counter is running with none or a low prescaler value must be done with care since the CTC mode does not have the double buffering feature. If the new value written to OCR0 is lower than the current



value of TCNT0, the counter will miss the Compare Match. The counter will then have to count to its maximum value (0xFF) and wrap around starting at 0x00 before the Compare Match can occur.

For generating a waveform output in CTC mode, the OC0 output can be set to toggle its logical level on each Compare Match by setting the Compare Output mode bits to toggle mode (COM01:0 = 1). The OC0 value will not be visible on the port pin unless the data direction for the pin is set to output. The waveform generated will have a maximum frequency of  $f_{OC0} = f_{clk_l/O}/2$  when OCR0 is set to zero (0x00). The waveform frequency is defined by the following equation:

$$f_{OCn} = \frac{f_{\mathsf{clk\_l/O}}}{2 \cdot N \cdot (1 + OCRn)}$$

The N variable represents the prescale factor (1, 8, 32, 64, 128, 256, or 1024).

As for the Normal mode of operation, the TOV0 flag is set in the same timer clock cycle that the counter counts from MAX to 0x00.

**Fast PWM Mode** The fast Pulse Width Modulation or fast PWM mode (WGM01:0 = 3) provides a high frequency PWM waveform generation option. The fast PWM differs from the other PWM option by its single-slope operation. The counter counts from BOTTOM to MAX then restarts from BOTTOM. In non-inverting Compare Output mode, the Output Compare (OC0) is cleared on the Compare Match between TCNT0 and OCR0, and set at BOTTOM. In inverting Compare Output mode, the output is set on Compare Match and cleared at BOTTOM. Due to the single-slope operation, the operating frequency of the fast PWM mode can be twice as high as the phase correct PWM mode that uses dual-slope operation. This high frequency makes the fast PWM mode well suited for power regulation, rectification, and DAC applications. High frequency allows physically small sized external components (coils, capacitors), and therefore reduces total system cost.

In fast PWM mode, the counter is incremented until the counter value matches the MAX value. The counter is then cleared at the following timer clock cycle. The timing diagram for the fast PWM mode is shown in Figure 39. The TCNT0 value is in the timing diagram shown as a histogram for illustrating the single-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT0 slopes represent Compare Matches between OCR0 and TCNT0.







The Timer/Counter Overflow Flag (TOV0) is set each time the counter reaches MAX. If the interrupt is enabled, the interrupt handler routine can be used for updating the compare value.

In fast PWM mode, the compare unit allows generation of PWM waveforms on the OC0 pin. Setting the COM01:0 bits to two will produce a non-inverted PWM and an inverted PWM output can be generated by setting the COM01:0 to three (See Table 54 on page 105). The actual OC0 value will only be visible on the port pin if the data direction for the port pin is set as output. The PWM waveform is generated by setting (or clearing) the OC0 Register at the Compare Match between OCR0 and TCNT0, and clearing (or setting) the OC0 Register at the timer clock cycle the counter is cleared (changes from MAX to BOTTOM).

The PWM frequency for the output can be calculated by the following equation:

$$f_{OCnPWM} = \frac{f_{\mathsf{clk\_I/O}}}{N \cdot 256}$$

The N variable represents the prescale factor (1, 8, 32, 64, 128, 256, or 1024).

The extreme values for the OCR0 Register represent special cases when generating a PWM waveform output in the fast PWM mode. If the OCR0 is set equal to BOTTOM, the output will be a narrow spike for each MAX+1 timer clock cycle. Setting the OCR0 equal to MAX will result in a constantly high or low output (depending on the polarity of the output set by the COM01:0 bits.)

A frequency (with 50% duty cycle) waveform output in fast PWM mode can be achieved by setting OC0 to toggle its logical level on each Compare Match (COM01:0 = 1). The waveform generated will have a maximum frequency of  $f_{oc0} = f_{clk\_l/O}/2$  when OCR0 is set to zero. This feature is similar to the OC0 toggle in CTC mode, except the double buffer feature of the Output Compare unit is enabled in the fast PWM mode.



## Phase Correct PWM Mode

The phase correct PWM mode (WGM01:0 = 1) provides a high resolution phase correct PWM waveform generation option. The phase correct PWM mode is based on a dual-slope operation. The counter counts repeatedly from BOTTOM to MAX and then from MAX to BOTTOM. In non-inverting Compare Output mode, the Output Compare (OC0) is cleared on the Compare Match between TCNT0 and OCR0 while upcounting, and set on the Compare Match while downcount-ing. In inverting Output Compare mode, the operation is inverted. The dual-slope operation has lower maximum operation frequency than single slope operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor control applications.

The PWM resolution for the phase correct PWM mode is fixed to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT0 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 40. The TCNT0 value is in the timing diagram shown as a histogram for illustrating the dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT0 slopes represent Compare Matches between OCR0 and TCNT0.

Figure 40. Phase Correct PWM Mode, Timing Diagram



The Timer/Counter Overflow Flag (TOV0) is set each time the counter reaches BOTTOM. The interrupt flag can be used to generate an interrupt each time the counter reaches the BOTTOM value.

In phase correct PWM mode, the compare unit allows generation of PWM waveforms on the OC0 pin. Setting the COM01:0 bits to two will produce a non-inverted PWM. An inverted PWM output can be generated by setting the COM01:0 to three (See Table 55 on page 105). The actual OC0 value will only be visible on the port pin if the data direction for the port pin is set as output. The PWM waveform is generated by clearing (or setting) the OC0 Register at the Compare Match between OCR0 and TCNT0 when the counter increments, and setting (or clearing) the OC0 Register at Compare Match between OCR0 and TCNT0 when the counter decrements.



The PWM frequency for the output when using phase correct PWM can be calculated by the following equation:

$$f_{OCnPCPWM} = \frac{f_{clk\_l/O}}{N \cdot 510}$$

The N variable represents the prescale factor (1, 8, 32, 64, 128, 256, or 1024).

The extreme values for the OCR0 Register represent special cases when generating a PWM waveform output in the phase correct PWM mode. If the OCR0 is set equal to BOTTOM, the output will be continuously low and if set equal to MAX the output will be continuously high for non-inverted PWM mode. For inverted PWM the output will have the opposite logic values.

At the very start of period 2 in Figure 40 OCn has a transition from high to low even though there is no Compare Match. The point of this transition is to guarantee symmetry around BOTTOM. There are two cases that give a transition without Compare Match.

- OCR0 changes its value from MAX, like in Figure 40. When the OCR0 value is MAX the OCn pin value is the same as the result of a down-counting Compare Match. To ensure symmetry around BOTTOM the OCn value at MAX must correspond to the result of an upcounting Compare Match.
- The timer starts counting from a higher value than the one in OCR0, and for that reason misses the Compare Match and hence the OCn change that would have happened on the way up.

# Timer/CounterFigure 41 and Figure 42 contain timing data for the Timer/Counter operation. The Timer/CounterTiming DiagramsFigure 41 and Figure 42 contain timing data for the Timer/Counter operation. The Timer/CounterIs a synchronous design and the timer clock (clk<sub>T0</sub>) is therefore shown as a clock enable signal.<br/>The figure shows the count sequence close to the MAX value. Figure 43 and Figure 44 show the<br/>same timing data, but with the prescaler enabled. The figures illustrate when interrupt flags are<br/>set.

The following figures show the Timer/Counter in synchronous mode, and the timer clock ( $clk_{T0}$ ) is therefore shown as a clock enable signal. In asynchronous mode,  $clk_{I/O}$  should be replaced by the Timer/Counter Oscillator clock. The figures include information on when interrupt flags are set. Figure 41 contains timing data for basic Timer/Counter operation. The figure shows the count sequence close to the MAX value in all modes other than phase correct PWM mode.





Figure 42 shows the same timing data, but with the prescaler enabled.





Figure 42. Timer/Counter Timing Diagram, with Prescaler ( $f_{clk_l/O}/8$ )

Figure 43 shows the setting of OCF0 in all modes except CTC mode.



Figure 43. Timer/Counter Timing Diagram, Setting of OCF0, with Prescaler ( $f_{clk_l/O}/8$ )

Figure 44 shows the setting of OCF0 and the clearing of TCNT0 in CTC mode.

Figure 44. Timer/Counter Timing Diagram, Clear Timer on Compare Match Mode, with Prescaler ( $f_{clk_l/O}/8$ )





## 8-bit Timer/Counter Register Description

TCCR0 – Timer/Counter Control Register

Bit	7	6	5	4	3	2	1	0	
0x33 (0x53)	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	TCCR0
Read/Write	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

## • Bit 7 – FOC0: Force Output Compare

The FOC0 bit is only active when the WGM bits specify a non-PWM mode. However, for ensuring compatibility with future devices, this bit must be set to zero when TCCR0 is written when operating in PWM mode. When writing a logical one to the FOC0 bit, an immediate Compare Match is forced on the waveform generation unit. The OC0 output is changed according to its COM01:0 bits setting. Note that the FOC0 bit is implemented as a strobe. Therefore it is the value present in the COM01:0 bits that determines the effect of the forced compare.

A FOC0 strobe will not generate any interrupt, nor will it clear the timer in CTC mode using OCR0 as TOP.

The FOC0 bit is always read as zero.

## • Bit 6, 3 – WGM01:0: Waveform Generation Mode

These bits control the counting sequence of the counter, the source for the maximum (TOP) counter value, and what type of waveform generation to be used. Modes of operation supported by the Timer/Counter unit are: Normal mode, Clear Timer on Compare match (CTC) mode, and two types of Pulse Width Modulation (PWM) modes. See Table 52 and "Modes of Operation" on page 98.

Mode	WGM01 (CTC0)	WGM00 (PWM0)	Timer/Counter Mode of Operation	ТОР	Update of OCR0 at	TOV0 Flag Set on
0	0	0	Normal	0xFF	Immediate	MAX
1	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
2	1	0	СТС	OCR0	Immediate	MAX
3	1	1	Fast PWM	0xFF	BOTTOM	MAX

Table 52. Waveform Generation Mode Bit Description<sup>(1)</sup>

Note: 1. The CTC0 and PWM0 bit definition names are now obsolete. Use the WGM01:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

## • Bit 5:4 – COM01:0: Compare Match Output Mode

These bits control the Output Compare pin (OC0) behavior. If one or both of the COM01:0 bits are set, the OC0 output overrides the normal port functionality of the I/O pin it is connected to. However, note that the Data Direction Register (DDR) bit corresponding to OC0 pin must be set in order to enable the output driver.

When OC0 is connected to the pin, the function of the COM01:0 bits depends on the WGM01:0 bit setting. Table 53 shows the COM01:0 bit functionality when the WGM01:0 bits are set to a Normal or CTC mode (non-PWM).



COM01	COM00	Description
0	0	Normal port operation, OC0 disconnected.
0	1	Toggle OC0 on Compare Match.
1	0	Clear OC0 on Compare Match.
1	1	Set OC0 on Compare Match.

## Table 53. Compare Output Mode, non-PWM Mode

Table 54 shows the COM01:0 bit functionality when the WGM01:0 bits are set to fast PWM mode.

Table 54.	Compare Output Mode,	, Fast PWM Mode <sup>(1)</sup>
-----------	----------------------	--------------------------------

COM01	COM00	Description
0	0	Normal port operation, OC0 disconnected.
0	1	Reserved
1	0	Clear OC0 on Compare Match, set OC0 at BOTTOM, (non-inverting mode).
1	1	Set OC0 on Compare Match, clear OC0 at BOTTOM, (inverting mode).

Note: 1. A special case occurs when OCR0 equals TOP and COM01 is set. In this case, the Compare Match is ignored, but the set or clear is done at BOTTOM. See "Fast PWM Mode" on page 99 for more details.

Table 55 shows the COM01:0 bit functionality when the WGM01:0 bits are set to phase correct PWM mode.

COM01	COM00	Description
0	0	Normal port operation, OC0 disconnected.
0	1	Reserved.
1	0	Clear OC0 on Compare Match when up-counting. Set OC0 on Compare Match when downcounting.
1	1	Set OC0 on Compare Match when up-counting. Clear OC0 on Compare Match when downcounting.

 Table 55.
 Compare Output Mode, Phase Correct PWM Mode<sup>(1)</sup>

Note: 1. A special case occurs when OCR0 equals TOP and COM01 is set. In this case, the Compare Match is ignored, but the set or clear is done at TOP. See "Phase Correct PWM Mode" on page 101 for more details.



## • Bit 2:0 - CS02:0: Clock Select

The three Clock Select bits select the clock source to be used by the Timer/Counter, see Table 56.

CS02	CS01	CS00	Description
0	0	0	No clock source (Timer/counter stopped)
0	0	1	clk <sub>T0S</sub> /(No prescaling)
0	1	0	clk <sub>T0S</sub> /8 (From prescaler)
0	1	1	clk <sub>T0S</sub> /32 (From prescaler)
1	0	0	clk <sub>T0S</sub> /64 (From prescaler)
1	0	1	clk <sub>T0S</sub> /128 (From prescaler)
1	1	0	clk <sub>T0S</sub> /256 (From prescaler)
1	1	1	clk <sub>T0S</sub> /1024 (From prescaler)

## TCNT0 – Timer/Counter Register



The Timer/Counter Register gives direct access, both for read and write operations, to the Timer/Counter unit 8-bit counter. Writing to the TCNT0 Register blocks (removes) the Compare Match on the following timer clock. Modifying the counter (TCNT0) while the counter is running, introduces a risk of missing a Compare Match between TCNT0 and the OCR0 Register.

## OCR0 – Output Compare Register



The Output Compare Register contains an 8-bit value that is continuously compared with the counter value (TCNT0). A match can be used to generate an Output Compare interrupt, or to generate a waveform output on the OC0 pin.



## Asynchronous Operation of the Timer/Counter

ASSR – Asynchronous Status Register

Bit	7	6	5	4	3	2	1	0	
0x30 (0x50)	-	-	-	-	AS0	TCN0UB	OCR0UB	TCR0UB	ASSR
Read/Write	R	R	R	R	R/W	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	

## • Bit 3 – AS0: Asynchronous Timer/Counter0

When AS0 is written to zero, Timer/Counter0 is clocked from the I/O clock,  $clk_{I/O}$ . When AS0 is written to one, Timer/Counter 0 is clocked from a crystal Oscillator connected to the Timer Oscillator 1 (TOSC1) pin. When the value of AS0 is changed, the contents of TCNT0, OCR0, and TCCR0 might be corrupted.

## • Bit 2 – TCN0UB: Timer/Counter0 Update Busy

When Timer/Counter0 operates asynchronously and TCNT0 is written, this bit becomes set. When TCNT0 has been updated from the temporary storage register, this bit is cleared by hardware. A logical zero in this bit indicates that TCNT0 is ready to be updated with a new value.

## • Bit 1 – OCR0UB: Output Compare Register0 Update Busy

When Timer/Counter0 operates asynchronously and OCR0 is written, this bit becomes set. When OCR0 has been updated from the temporary storage register, this bit is cleared by hardware. A logical zero in this bit indicates that OCR0 is ready to be updated with a new value.

## • Bit 0 – TCR0UB: Timer/Counter Control Register0 Update Busy

When Timer/Counter0 operates asynchronously and TCCR0 is written, this bit becomes set. When TCCR0 has been updated from the temporary storage register, this bit is cleared by hardware. A logical zero in this bit indicates that TCCR0 is ready to be updated with a new value.

If a write is performed to any of the three Timer/Counter0 registers while its update busy flag is set, the updated value might get corrupted and cause an unintentional interrupt to occur.

The mechanisms for reading TCNT0, OCR0, and TCCR0 are different. When reading TCNT0, the actual timer value is read. When reading OCR0 or TCCR0, the value in the temporary storage register is read.

When Timer/Counter0 operates asynchronously, some considerations must be taken.

- Warning: When switching between asynchronous and synchronous clocking of Timer/Counter0, the timer registers TCNT0, OCR0, and TCCR0 might be corrupted. A safe procedure for switching clock source is:
  - 1. Disable the Timer/Counter0 interrupts by clearing OCIE0 and TOIE0.
  - 2. Select clock source by setting AS0 as appropriate.
  - 3. Write new values to TCNT0, OCR0, and TCCR0.
  - 4. To switch to asynchronous operation: Wait for TCN0UB, OCR0UB, and TCR0UB.
  - 5. Clear the Timer/Counter0 interrupt flags.
  - 6. Enable interrupts, if needed.



Asynchronous Operation of Timer/Counter0

- The Oscillator is optimized for use with a 32.768 kHz watch crystal. Applying an external clock to the TOSC1 pin may result in incorrect Timer/Counter0 operation. The CPU main clock frequency must be more than four times the Oscillator frequency.
- When writing to one of the registers TCNT0, OCR0, or TCCR0, the value is transferred to a
  temporary register, and latched after two positive edges on TOSC1. The user should not
  write a new value before the contents of the temporary register have been transferred to its
  destination. Each of the three mentioned registers have their individual temporary register,
  for example, writing to TCNT0 does not disturb an OCR0 write in progress. To detect that a
  transfer to the destination register has taken place, the Asynchronous Status Register –
  ASSR has been implemented.
- When entering Power-save or Extended Standby mode after having written to TCNT0, OCR0, or TCCR0, the user must wait until the written register has been updated if Timer/Counter0 is used to wake up the device. Otherwise, the MCU will enter sleep mode before the changes are effective. This is particularly important if the Output Compare0 interrupt is used to wake up the device, since the Output Compare function is disabled during writing to OCR0 or TCNT0. If the write cycle is not finished, and the MCU enters sleep mode before the OCR0UB bit returns to zero, the device will never receive a Compare Match interrupt, and the MCU will not wake up.
- If Timer/Counter0 is used to wake the device up from Power-save or Extended Standby mode, precautions must be taken if the user wants to reenter one of these modes: The interrupt logic needs one TOSC1 cycle to be reset. If the time between wake-up and reentering sleep mode is less than one TOSC1 cycle, the interrupt will not occur, and the device will fail to wake up. If the user is in doubt whether the time before re-entering Powersave or Extended Standby mode is sufficient, the following algorithm can be used to ensure that one TOSC1 cycle has elapsed:
  - 1. Write a value to TCCR0, TCNT0, or OCR0.
  - 2. Wait until the corresponding Update Busy flag in ASSR returns to zero.
  - 3. Enter Power-save or Extended Standby mode.
- When the asynchronous operation is selected, the 32.768 kHz Oscillator for Timer/Counter0 is always running, except in Power-down and Standby modes. After a Power-up Reset or wake-up from Power-down or Standby mode, the user should be aware of the fact that this Oscillator might take as long as one second to stabilize. The user is advised to wait for at least one second before using Timer/Counter0 after Power-up or wake-up from Power-down or Standby mode. The contents of all Timer/Counter0 registers must be considered lost after a wake-up from Power-down or Standby mode due to unstable clock signal upon start-up, no matter whether the Oscillator is in use or a clock signal is applied to the TOSC1 pin.
- Description of wake up from Power-save or Extended Standby mode when the timer is clocked asynchronously: When the interrupt condition is met, the wake up process is started on the following cycle of the timer clock, that is, the timer is always advanced by at least one before the processor can read the counter value. After wake-up, the MCU is halted for four cycles, it executes the interrupt routine, and resumes execution from the instruction following SLEEP.
- Reading of the TCNT0 Register shortly after wake-up from Power-save may give an incorrect result. Since TCNT0 is clocked on the asynchronous TOSC clock, reading TCNT0 must be done through a register synchronized to the internal I/O clock domain. Synchronization takes place for every rising TOSC1 edge. When waking up from Power-save mode, and the I/O clock (clk<sub>I/O</sub>) again becomes active, TCNT0 will read as the previous value (before entering sleep) until the next rising TOSC1 edge. The phase of the TOSC clock after waking up from Power-save mode is essentially unpredictable, as it depends on the wake-up time. The recommended procedure for reading TCNT0 is thus as follows:


- 1. Write any value to either of the registers OCR0 or TCCR0.
- 2. Wait for the corresponding Update Busy Flag to be cleared.
- 3. Read TCNT0.
- During asynchronous operation, the synchronization of the interrupt flags for the asynchronous timer takes three processor cycles plus one timer cycle. The timer is therefore advanced by at least one before the processor can read the timer value causing the setting of the interrupt flag. The Output Compare pin is changed on the timer clock and is not synchronized to the processor clock.

Bit	7	6	5	4	3	2	1	0	_
0x37 (0x57)	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	TIMSK
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	
	0x37 (0x57) Read/Write	0x37 (0x57) OCIE2 Read/Write R/W	0x37 (0x57)         OCIE2         TOIE2           Read/Write         R/W         R/W	0x37 (0x57)         OCIE2         TOIE2         TICIE1           Read/Write         R/W         R/W         R/W	0x37 (0x57)         OCIE2         TOIE2         TICIE1         OCIE1A           Read/Write         R/W         R/W         R/W         R/W	0x37 (0x57)         OCIE2         TOIE2         TICIE1         OCIE1A         OCIE1B           Read/Write         R/W         R/W         R/W         R/W         R/W         R/W	0x37 (0x57)         OCIE2         TOIE2         TICIE1         OCIE1A         OCIE1B         TOIE1           Read/Write         R/W         R/W         R/W         R/W         R/W         R/W         R/W	0x37 (0x57)         OCIE2         TOIE2         TICIE1         OCIE1A         OCIE1B         TOIE1         OCIE0           Read/Write         R/W         R/W <t< th=""><th>0x37 (0x57)OCIE2TOIE2TICIE1OCIE1AOCIE1BTOIE1OCIE0TOIE0Read/WriteR/WR/WR/WR/WR/WR/WR/WR/WR/W</th></t<>	0x37 (0x57)OCIE2TOIE2TICIE1OCIE1AOCIE1BTOIE1OCIE0TOIE0Read/WriteR/WR/WR/WR/WR/WR/WR/WR/WR/W

### Bit 1 – OCIE0: Timer/Counter0 Output Compare Match Interrupt Enable

When the OCIE0 bit is written to one, and the I-bit in the Status Register is set (one), the Timer/Counter0 Compare Match interrupt is enabled. The corresponding interrupt is executed if a Compare Match in Timer/Counter0 occurs, that is, when the OCF0 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

#### Bit 0 – TOIE0: Timer/Counter0 Overflow Interrupt Enable

When the TOIE0 bit is written to one, and the I-bit in the Status Register is set (one), the Timer/Counter0 Overflow interrupt is enabled. The corresponding interrupt is executed if an overflow in Timer/Counter0 occurs, that is, when the TOV0 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

#### TIFR – Timer/Counter Interrupt Flag Register

тімеи

Bit	7	6	5	4	3	2	1	0	_
0x36 (0x56)	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	TIFR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

### Bit 1 – OCF0: Output Compare Flag 0

The OCF0 bit is set (one) when a Compare Match occurs between the Timer/Counter0 and the data in OCR0 – Output Compare Register0. OCF0 is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, OCF0 is cleared by writing a logic one to the flag. When the I-bit in SREG, OCIE0 (Timer/Counter0 Compare Match Interrupt Enable), and OCF0 are set (one), the Timer/Counter0 Compare Match Interrupt is executed.



### • Bit 0 – TOV0: Timer/Counter0 Overflow Flag

The bit TOV0 is set (one) when an overflow occurs in Timer/Counter0. TOV0 is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, TOV0 is cleared by writing a logic one to the flag. When the SREG I-bit, TOIE0 (Timer/Counter0 Overflow Interrupt Enable), and TOV0 are set (one), the Timer/Counter0 Overflow interrupt is executed. In PWM mode, this bit is set when Timer/Counter0 changes counting direction at 0x00.







The clock source for Timer/Counter0 is named  $clk_{T0S}$ .  $clk_{T0S}$  is by default connected to the main system clock  $clk_{OSC}$ . By setting the AS0 bit in ASSR, Timer/Counter0 is asynchronously clocked from the TOSC1 pin. This enables use of Timer/Counter0 as a Real Time Counter (RTC). When AS0 is set, pins TOSC1 and TOSC2 are disconnected from Port C. A crystal can then be connected between the TOSC1 and TOSC2 pins to serve as an independent clock source for Timer/Counter0. The Oscillator is optimized for use with a 32.768 kHz crystal. Applying an external clock source to TOSC1 is not recommended.

For Timer/Counter0, the possible prescaled selections are:  $clk_{T0S}/8$ ,  $clk_{T0S}/32$ ,  $clk_{T0S}/64$ ,  $clk_{T0S}/128$ ,  $clk_{T0S}/256$ , and  $clk_{T0S}/1024$ . Additionally,  $clk_{T0S}$  as well as 0 (stop) may be selected. Setting the PSR0 bit in SFIOR resets the prescaler. This allows the user to operate with a predictable prescaler.



### SFIOR – Special Function IO Register



### • Bit 7 – TSM: Timer/Counter Synchronization Mode

Writing TSM bit to one activates the Timer/Counter Synchronization mode. In this mode, the value that is written to PSR0 and PSR321 bits is kept, hence keeping the corresponding prescaler reset signals asserted. This ensures that the corresponding Timer/Counters are halted and can be configured to the same value without the risk of one of them advancing during configuration. When the TSM bit written zero, the PSR0 and PSR321 bits are cleared by hardware, and the Timer/Counters start counting simultaneously.

### • Bit 1 – PSR0: Prescaler Reset Timer/Counter0

When this bit is one, the Timer/Counter0 prescaler will be reset. The bit is normally cleared immediately by hardware. If this bit is written when Timer/Counter0 is operating in Asynchronous mode, the bit will remain one until the prescaler has been reset. The bit will not be cleared by hardware if the TSM bit is set.



16-bit Timer/Counter (Timer/Counter 1 and Timer/Counter3 )	<ul> <li>The 16-bit Timer/Counter unit allows accurate program execution timing (event management), wave generation, and signal timing measurement. The main features are:</li> <li>True 16-bit Design (that is, allows 16-bit PWM)</li> <li>Three Independent Output Compare Units</li> <li>Double Buffered Output Compare Registers</li> <li>One Input Capture Unit</li> <li>Input Capture Noise Canceler</li> <li>Clear Timer on Compare Match (Auto Reload)</li> <li>Glitch-free, Phase Correct Pulse Width Modulator (PWM)</li> <li>Variable PWM Period</li> <li>Frequency Generator</li> <li>External Event Counter</li> <li>Ten Independent Interrupt Sources (TOV1, OCF1A, OCF1B, OCF1C, ICF1, TOV3, OCF3A, OCF3B, OCF3C, and ICF3)</li> </ul>				
Restrictions in ATmega103 Compatibility Mode	Note that in ATmega103 compatibility mode, only one 16-bit Timer/Counter is available (Timer/Counter1). Also note that in ATmega103 compatibility mode, the Timer/Counter1 has two compare registers (Compare A and Compare B) only.				
Overview	Most register and bit references in this datasheet are written in general form. A lower case "n' replaces the Timer/Counter number, and a lower case "x" replaces the Output Compare unit channel. However, when using the register or bit defines in a program, the precise form must be used (that is, TCNT1 for accessing Timer/Counter1 counter value and so on). The physical I/C Register and bit locations for ATmega64 are listed in the "16-bit Timer/Counter Register Description" on page 132.				
	A simplified block diagram of the 16-bit Timer/Counter is shown in Figure 46. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in bold.				





Note: 1. Refer to Figure 1 on page 2, Table 30 on page 74, and Table 39 on page 81 for Timer/Counter1 and 3 pin placement and description.

Registers

The *Timer/Counter* (TCNTn), *Output Compare Registers* (OCRnA/B/C), and *Input Capture Register* (ICRn) are all 16-bit registers. Special procedures must be followed when accessing the 16-bit registers. These procedures are described in the section "Accessing 16-bit Registers" on page 115. The *Timer/Counter Control Registers* (TCCRnA/B/C) are 8-bit registers and have no CPU access restrictions. Interrupt requests (shorten as Int.Req.) signals are all visible in the *Timer Interrupt Flag Register* (TIFR) and *Extended Timer Interrupt Flag Register* (ETIFR). All interrupts are individually masked with the *Timer Interrupt Mask Register* (TIMSK) and *Extended Timer Interrupt Mask Register* (ETIMSK). (E)TIFR and (E)TIMSK are not shown in the figure since these registers are shared by other timer units.

The Timer/Counter can be clocked internally, via the prescaler, or by an external clock source on the Tn pin. The Clock Select logic block controls which clock source and edge the Timer/Counter uses to increment (or decrement) its value. The Timer/Counter is inactive when no clock source is selected. The output from the Clock Select logic is referred to as the timer clock (clk<sub>Tn</sub>).

The double buffered Output Compare Registers (OCRnA/B/C) are compared with the Timer/Counter value at all time. The result of the compare can be used by the Waveform Generator to generate a PWM or variable frequency output on the Output Compare Pin (OCnA/B/C).



See "Output Compare Units" on page 121. The Compare Match event will also set the Compare Match Flag (OCFnA/B/C) which can be used to generate an Output Compare interrupt request.

The Input Capture Register can capture the Timer/Counter value at a given external (edge triggered) event on either the Input Capture pin (ICPn) or on the Analog Comparator pins (See "Analog Comparator" on page 227.) The Input Capture unit includes a digital filtering unit (Noise Canceler) for reducing the chance of capturing noise spikes.

The TOP value, or maximum Timer/Counter value, can in some modes of operation be defined by either the OCRnA Register, the ICRn Register, or by a set of fixed values. When using OCRnA as TOP value in a PWM mode, the OCRnA Register can not be used for generating a PWM output. However, the TOP value will in this case be double buffered allowing the TOP value to be changed in run time. If a fixed TOP value is required, the ICRn Register can be used as an alternative, freeing the OCRnA to be used as PWM output.

Definitions

The following definitions are used extensively throughout this section:

Table 57. Definitions

BOTTOM	The counter reaches the BOTTOM when it becomes 0x0000.
MAX	The counter reaches its <i>MAX</i> imum when it becomes 0xFFFF (decimal 65535).
ТОР	The counter reaches the <i>TOP</i> when it becomes equal to the highest value in the count sequence. The TOP value can be assigned to be one of the fixed values: 0x00FF, 0x01FF, or 0x03FF, or to the value stored in the OCRnA or ICRn Register. The assignment is dependent of the mode of operation.

Compatibility

The 16-bit Timer/Counter has been updated and improved from previous versions of the 16-bit AVR Timer/Counter. This 16-bit Timer/Counter is fully compatible with the earlier version regarding:

- All 16-bit Timer/Counter related I/O Register address locations, including Timer Interrupt Registers.
- Bit locations inside all 16-bit Timer/Counter registers, including Timer Interrupt Registers.
- Interrupt Vectors.

The following control bits have changed name, but have same functionality and register location:

- PWMn0 is changed to WGMn0.
- PWMn1 is changed to WGMn1.
- CTCn is changed to WGMn2.

The following registers are added to the 16-bit Timer/Counter:

- Timer/Counter Control Register C (TCCRnC).
- Output Compare Register C, OCRnCH and OCRnCL, combined OCRnC.

The following bits are added to the 16-bit Timer/Counter control registers:

- COM1C1:0 are added to TCCR1A.
- FOCnA, FOCnB, and FOCnC are added in the new TCCRnC Register.
- WGMn3 is added to TCCRnB.

Interrupt flag and mask bits for Output Compare unit C are added.

The 16-bit Timer/Counter has improvements that will affect the compatibility in some special cases.



### Accessing 16-bit Registers

The TCNTn, OCRnA/B/C, and ICRn are 16-bit registers that can be accessed by the AVR CPU via the 8-bit data bus. The 16-bit register must be byte accessed using two read or write operations. Each 16-bit timer has a single 8-bit register for temporary storing of the high byte of the 16bit access. The same temporary register is shared between all 16-bit registers within each 16-bit timer. Accessing the low byte triggers the 16-bit read or write operation. When the low byte of a 16-bit register is written by the CPU, the high byte stored in the temporary register, and the low byte written are both copied into the 16-bit register in the same clock cycle. When the low byte of a 16-bit register is read by the CPU, the high byte of the 16-bit register is copied into the temporary register in the same clock cycle as the low byte is read.

Not all 16-bit accesses uses the temporary register for the high byte. Reading the OCRnA/B/C 16-bit registers does not involve using the temporary register.

To do a 16-bit write, the high byte must be written before the low byte. For a 16-bit read, the low byte must be read before the high byte.

The following code examples show how to access the 16-bit timer registers assuming that no interrupts updates the temporary register. The same principle can be used directly for accessing the OCRnA/B/C and ICRn Registers. Note that when using "C", the compiler handles the 16-bit access.

Assembly Code Examples<sup>(1)</sup> ; Set TCNTn to 0x01FF ldi r17,0x01 ldi r16,0xFF out TCNTNH, r17 out TCNTnL, r16 ; Read TCNTn into r17:r16 in r16,TCNTNL in r17, TCNTNH C Code Examples<sup>(1)</sup> unsigned int i; . . . /\* Set TCNTn to 0x01FF \*/ TCNTn = 0x1FF;/\* Read TCNT**n** into i \*/ i = TCNTn; . . .

Note: 1. See "About Code Examples" on page 9.

The assembly code example returns the TCNTn value in the r17:r16 register pair.

It is important to notice that accessing 16-bit registers are atomic operations. If an interrupt occurs between the two instructions accessing the 16-bit register, and the interrupt code updates the temporary register by accessing the same or any other of the 16-bit timer registers, then the result of the access outside the interrupt will be corrupted. Therefore, when both the main code and the interrupt code update the temporary register, the main code must disable the interrupts during the 16-bit access.



The following code examples show how to do an atomic read of the TCNTn Register contents. Reading any of the OCRnA/B/C or ICRn Registers can be done by using the same principle.

Assembly Code Example<sup>(1)</sup> TIM16\_ReadTCNTn: ; Save global interrupt flag in r18,SREG ; Disable interrupts cli ; Read TCNTN into r17:r16 in r16,TCNTNL in r17,TCNTNH ; Restore global interrupt flag out SREG,r18 ret

C Code Example<sup>(1)</sup>

```
unsigned int TIM16_ReadTCNTn( void )
{
    unsigned char sreg;
    unsigned int i;
    /* Save global interrupt flag */
    sreg = SREG;
    /* Disable interrupts */
    _CLI();
    /* Read TCNTn into i */
    i = TCNTn;
    /* Restore global interrupt flag */
    SREG = sreg;
    return i;
}
```

Note: 1. See "About Code Examples" on page 9. The assembly code example returns the TCNTn value in the r17:r16 register pair.



The following code examples show how to do an atomic write of the TCNTn Register contents. Writing any of the OCRnA/B/C or ICRn Registers can be done by using the same principle.

Assembly Code Example<sup>(1)</sup> TIM16 WriteTCNTn: ; Save global interrupt flag in r18, SREG ; Disable interrupts cli ; Set TCNTn to r17:r16 out TCNTNH, r17 out TCNTNL, r16 ; Restore global interrupt flag out SREG, r18 ret C Code Example<sup>(1)</sup> void TIM16\_WriteTCNTN( unsigned int i ) { unsigned char sreg; unsigned int i; /\* Save global interrupt flag \*/ sreq = SREG;/\* Disable interrupts \*/ CLI(); /\* Set TCNTn to i \*/ TCNTn = i;/\* Restore global interrupt flag \*/ SREG = sreg; } Note: 1. See "About Code Examples" on page 9. The assembly code example requires that the r17:r16 register pair contains the value to be written to TCNTn. **Reusing the** If writing to more than one 16-bit register where the high byte is the same for all registers written, **Temporary High Byte** then the high byte only needs to be written once. However, note that the same rule of atomic operation described previously also applies in this case. Register **Timer/Counter** The Timer/Counter can be clocked by an internal or an external clock source. The clock source is selected by the Clock Select logic which is controlled by the Clock Select (CSn2:0) bits Clock Sources located in the Timer/Counter Control Register B (TCCRnB). For details on clock sources and prescaler, see "Timer/Counter3, Timer/Counter2 and Timer/Counter1 Prescalers" on page 144. **Counter Unit** The main part of the 16-bit Timer/Counter is the programmable 16-bit bi-directional counter unit. Figure 47 shows a block diagram of the counter and its surroundings.







Signal description (internal signals):

**Count** Increment or decrement TCNTn by 1.

Direction Select between increment and decrement.

Clear Clear TCNTn (set all bits to zero).

clk<sub>Tn</sub> Timer/counter clock.

**TOP** Signalize that TCNTn has reached maximum value.

**BOTTOM** Signalize that TCNTn has reached minimum value (zero).

The 16-bit counter is mapped into two 8-bit I/O memory locations: *Counter High* (TCNTnH) containing the upper eight bits of the counter, and *Counter Low* (TCNTnL) containing the lower eight bits. The TCNTnH Register can only be indirectly accessed by the CPU. When the CPU does an access to the TCNTnH I/O location, the CPU accesses the high byte temporary register (TEMP). The temporary register is updated with the TCNTnH value when the TCNTnL is read, and TCNTnH is updated with the temporary register value when TCNTnL is written. This allows the CPU to read or write the entire 16-bit counter value within one clock cycle via the 8-bit data bus. It is important to notice that there are special cases of writing to the TCNTn Register when the counter is counting that will give unpredictable results. The special cases are described in the sections where they are of importance.

Depending on the mode of operation used, the counter is cleared, incremented, or decremented at each *Timer Clock* ( $clk_{Tn}$ ). The  $clk_{Tn}$  can be generated from an external or internal clock source, selected by the *Clock Select* bits (CSn2:0). When no clock source is selected (CSn2:0 = 0) the timer is stopped. However, the TCNTn value can be accessed by the CPU, independent of whether  $clk_{Tn}$  is present or not. A CPU write overrides (has priority over) all counter clear or count operations.

The counting sequence is determined by the setting of the *Waveform Generation mode* bits (WGMn3:0) located in the *Timer/Counter Control Registers* A and B (TCCRnA and TCCRnB). There are close connections between how the counter behaves (counts) and how waveforms are generated on the Output Compare outputs OCnx. For more details about advanced counting sequences and waveform generation, see "Modes of Operation" on page 124.

The *Timer/Counter Overflow* Flag (TOVn) is set according to the mode of operation selected by the WGMn3:0 bits. TOVn can be used for generating a CPU interrupt.



### Input Capture Unit

it The Timer/Counter incorporates an Input Capture unit that can capture external events and give them a time-stamp indicating time of occurrence. The external signal indicating an event, or multiple events, can be applied via the ICPn pin or alternatively, for the Timer/Counter1 only, via the Analog Comparator unit. The time-stamps can then be used to calculate frequency, duty-cycle, and other features of the signal applied. Alternatively the time-stamps can be used for creating a log of the events.

The Input Capture unit is illustrated by the block diagram shown in Figure 48. The elements of the block diagram that are not directly a part of the Input Capture unit are gray shaded. The small "n" in register and bit names indicates the Timer/Counter number.



Figure 48. Input Capture Unit Block Diagram<sup>(1)</sup>

Note: 1. The Analog Comparator Output (ACO) can only trigger the Timer/Counter1 ICP – not Timer/Counter3.

When a change of the logic level (an event) occurs on the *Input Capture pin* (ICPn), alternatively on the *Analog Comparator output* (ACO), and this change confirms to the setting of the edge detector, a capture will be triggered. When a capture is triggered, the 16-bit value of the counter (TCNTn) is written to the *Input Capture Register* (ICRn). The *Input Capture Flag* (ICFn) is set at the same system clock as the TCNTn value is copied into ICRn Register. If enabled (TICIEn = 1), the Input Capture Flag generates an Input Capture interrupt. The ICFn flag is automatically cleared when the interrupt is executed. Alternatively the ICFn flag can be cleared by software by writing a logical one to its I/O bit location.

Reading the 16-bit value in the *Input Capture Register* (ICRn) is done by first reading the low byte (ICRnL) and then the high byte (ICRnH). When the low byte is read the high byte is copied into the high byte temporary register (TEMP). When the CPU reads the ICRnH I/O location it will access the TEMP Register.

The ICRn Register can only be written when using a Waveform Generation mode that utilizes the ICRn Register for defining the counter's TOP value. In these cases the *Waveform Generation mode* (WGMn3:0) bits must be set before the TOP value can be written to the ICRn



Register. When writing the ICRn Register the high byte must be written to the ICRnH I/O location before the low byte is written to ICRnL.

For more information on how to access the 16-bit registers refer to "Accessing 16-bit Registers" on page 115.

Input Capture Source The main trigger source for the Input Capture unit is the *Input Capture pin* (ICPn). Timer/Counter1 can alternatively use the Analog Comparator output as trigger source for the Input Capture unit. The Analog Comparator is selected as trigger source by setting the *Analog Comparator Input Capture* (ACIC) bit in the *Analog Comparator Control and Status Register* (ACSR). Be aware that changing trigger source can trigger a capture. The Input Capture Flag must therefore be cleared after the change.

Both the *Input Capture pin* (ICPn) and the *Analog Comparator output* (ACO) inputs are sampled using the same technique as for the Tn pin (Figure 59 on page 144). The edge detector is also identical. However, when the noise canceler is enabled, additional logic is inserted before the edge detector, which increases the delay by four system clock cycles. Note that the input of the noise canceler and edge detector is always enabled unless the Timer/Counter is set in a Waveform Generation mode that uses ICRn to define TOP.

An Input Capture can be triggered by software by controlling the port of the ICPn pin.

## **Noise Canceler** The Noise Canceler improves noise immunity by using a simple digital filtering scheme. The Noise Canceler input is monitored over four samples, and all four must be equal for changing the output that in turn is used by the edge detector.

The Noise Canceler is enabled by setting the *Input Capture Noise Canceler* (ICNCn) bit in *Timer/Counter Control Register B* (TCCRnB). When enabled the Noise Canceler introduces additional four system clock cycles of delay from a change applied to the input, to the update of the ICRn Register. The Noise Canceler uses the system clock and is therefore not affected by the prescaler.

# Using the Input<br/>Capture UnitThe main challenge when using the Input Capture unit is to assign enough processor capacity<br/>for handling the incoming events. The time between two events is critical. If the processor has<br/>not read the captured value in the ICRn Register before the next event occurs, the ICRn will be<br/>overwritten with a new value. In this case the result of the capture will be incorrect.

When using the Input Capture interrupt, the ICRn Register should be read as early in the interrupt handler routine as possible. Even though the Input Capture interrupt has relatively high priority, the maximum interrupt response time is dependent on the maximum number of clock cycles it takes to handle any of the other interrupt requests.

Using the Input Capture unit in any mode of operation when the TOP value (resolution) is actively changed during operation, is not recommended.

Measurement of an external signal's duty cycle requires that the trigger edge is changed after each capture. Changing the edge sensing must be done as early as possible after the ICRn Register has been read. After a change of the edge, the Input Capture Flag (ICFn) must be cleared by software (writing a logical one to the I/O bit location). For measuring frequency only, the clearing of the ICFn flag is not required (if an interrupt handler is used).



### Output Compare Units

The 16-bit comparator continuously compares TCNTn with the *Output Compare Register* (OCRnx). If TCNT equals OCRnx the comparator signals a match. A match will set the *Output Compare Flag* (OCFnx) at the next timer clock cycle. If enabled (OCIEnx = 1), the Output Compare Flag generates an Output Compare interrupt. The OCFnx flag is automatically cleared when the interrupt is executed. Alternatively the OCFnx flag can be cleared by software by writing a logical one to its I/O bit location. The Waveform Generator uses the match signal to generate an output according to operating mode set by the *Waveform Generation mode* (WGMn3:0) bits and *Compare Output mode* (COMnx1:0) bits. The TOP and BOTTOM signals are used by the Waveform Generator for handling the special cases of the extreme values in some modes of operation (See "Modes of Operation" on page 124.)

A special feature of Output Compare unit A allows it to define the Timer/Counter TOP value (that is, counter resolution). In addition to the counter resolution, the TOP value defines the period time for waveforms generated by the Waveform Generator.

Figure 49 shows a block diagram of the Output Compare unit. The small "n" in the register and bit names indicates the device number (n = n for Timer/Counter n), and the "x" indicates Output Compare unit (A/B/C). The elements of the block diagram that are not directly a part of the Output Compare unit are gray shaded.



Figure 49. Output Compare Unit, Block Diagram

The OCRnx Register is double buffered when using any of the twelve *Pulse Width Modulation* (PWM) modes. For the normal and *Clear Timer on Compare* (CTC) modes of operation, the double buffering is disabled. The double buffering synchronizes the update of the OCRnx Compare Register to either TOP or BOTTOM of the counting sequence. The synchronization prevents the occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.

The OCRnx Register access may seem complex, but this is not case. When the double buffering is enabled, the CPU has access to the OCRnx Buffer Register, and if double buffering is disabled the CPU will access the OCRnx directly. The content of the OCR1x (Buffer or Compare) Register is only changed by a write operation (the Timer/Counter does not update this register



automatically as the TCNTn – and ICRn Register). Therefore OCRnx is not read via the high byte temporary register (TEMP). However, it is a good practice to read the low byte first as when accessing other 16-bit registers. Writing the OCRnx registers must be done via the TEMP Register since the compare of all 16 bits is done continuously. The high byte (OCRnxH) has to be written first. When the high byte I/O location is written by the CPU, the TEMP Register will be updated by the value written. Then when the low byte (OCRnxL) is written to the lower eight bits, the high byte will be copied into the upper eight bits of either the OCRnx Buffer or OCRnx Compare Register in the same system clock cycle.

For more information of how to access the 16-bit registers refer to "Accessing 16-bit Registers" on page 115.

- Force OutputIn non-PWM waveform generation modes, the match output of the comparator can be forced by<br/>writing a one to the Force Output Compare (FOCnx) bit. Forcing Compare Match will not set the<br/>OCFnx flag or reload/clear the timer, but the OCnx pin will be updated as if a real Compare<br/>Match had occurred (the COMn1:0 bits settings define whether the OCnx pin is set, cleared or<br/>toggled).
- Compare MatchAll CPU writes to the TCNTn Register will block any Compare Match that occurs in the next timerBlocking by TCNTnClock cycle, even when the timer is stopped. This feature allows OCRnx to be initialized to the<br/>same value as TCNTn without triggering an interrupt when the Timer/Counter clock is enabled.
- Using the Output Compare Unit Since writing TCNTn in any mode of operation will block all Compare Matches for one timer clock cycle, there are risks involved when changing TCNTn when using any of the Output Compare channels, independent of whether the Timer/Counter is running or not. If the value written to TCNTn equals the OCRnx value, the Compare Match will be missed, resulting in incorrect waveform generation. Do not write the TCNTn equal to TOP in PWM modes with variable TOP values. The Compare Match for the TOP will be ignored and the counter will continue to 0xFFFF. Similarly, do not write the TCNTn value equal to BOTTOM when the counter is downcounting.

The setup of the OCnx should be performed before setting the Data Direction Register for the port pin to output. The easiest way of setting the OCnx value is to use the Force Output Compare (FOCnx) strobe bits in Normal mode. The OCnx Register keeps its value even when changing between waveform generation modes.

Be aware that the COMnx1:0 bits are not double buffered together with the compare value. Changing the COMnx1:0 bits will take effect immediately.

**Compare Match Output Unit** The *Compare Output mode* (COMnx1:0) bits have two functions. The Waveform Generator uses the COMnx1:0 bits for defining the Output Compare (OCnx) state at the next Compare Match. Secondly the COMnx1:0 bits control the OCnx pin output source. Figure 50 shows a simplified schematic of the logic affected by the COMnx1:0 bit setting. The I/O Registers, I/O bits, and I/O pins in the figure are shown in bold. Only the parts of the general I/O port control registers (DDR and PORT) that are affected by the COMnx1:0 bits are shown. When referring to the OCnx state, the reference is for the internal OCnx Register, not the OCnx pin. If a System Reset occur, the OCnx Register is reset to "0".





Figure 50. Compare Match Output Unit, Schematic

The general I/O port function is overridden by the Output Compare (OCnx) from the Waveform Generator if either of the COMnx1:0 bits are set. However, the OCnx pin direction (input or output) is still controlled by the *Data Direction Register* (DDR) for the port pin. The Data Direction Register bit for the OCnx pin (DDR\_OCnx) must be set as output before the OCnx value is visible on the pin. The port override function is generally independent of the Waveform Generation mode, but there are some exceptions. Refer to Table 58, Table 59 and Table 60 for details.

The design of the Output Compare pin logic allows initialization of the OCnx state before the output is enabled. Note that some COMnx1:0 bit settings are reserved for certain modes of operation. See "16-bit Timer/Counter Register Description" on page 132.

The COMnx1:0 bits have no effect on the Input Capture unit.

Compare Output Mode<br/>and WaveformThe Waveform Generator uses the COMnx1:0 bits differently in Normal, CTC, and PWM modes.<br/>For all modes, setting the COMnx1:0 = 0 tells the Waveform Generator that no action on the<br/>OCnx Register is to be performed on the next Compare Match. For compare output actions in<br/>the non-PWM modes refer to Table 58 on page 134. For fast PWM mode refer to Table 59 on<br/>page 134, and for phase correct and phase and frequency correct PWM refer to Table 60 on<br/>page 135.

A change of the COMnx1:0 bits state will have effect at the first Compare Match after the bits are written. For non-PWM modes, the action can be forced to have immediate effect by using the FOCnx strobe bits.



Modes of Operation	The mode of operation, that is, the behavior of the Timer/Counter and the Output Compare pins, is defined by the combination of the <i>Waveform Generation mode</i> (WGMn3:0) and <i>Compare Output mode</i> (COMnx1:0) bits. The Compare Output mode bits do not affect the counting sequence, while the Waveform Generation mode bits do. The COMnx1:0 bits control whether the PWM output generated should be inverted or not (inverted or non-inverted PWM). For non-PWM modes the COMnx1:0 bits control whether the output should be set, cleared or toggle at a Compare Match (See "Compare Match Output Unit" on page 122.)
	For detailed timing information refer to "Timer/Counter Timing Diagrams" on page 131.
Normal Mode	The simplest mode of operation is the <i>Normal</i> mode (WGMn3:0 = 0). In this mode the counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 16-bit value (MAX = 0xFFFF) and then restarts from the BOTTOM (0x0000). In normal operation the <i>Timer/Counter Overflow Flag</i> (TOVn) will be set in the same timer clock cycle as the TCNTn becomes zero. The TOVn flag in this case behaves like a 17th bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt that automatically clears the TOVn flag, the timer resolution can be increased by software. There are no special cases to consider in the Normal mode, a new counter value can be written anytime.
	The Input Capture unit is easy to use in Normal mode. However, observe that the maximum interval between the external events must not exceed the resolution of the counter. If the interval between events are too long, the timer overflow interrupt or the prescaler must be used to extend the resolution for the capture unit.
	The Output Compare units can be used to generate interrupts at some given time. Using the Output Compare to generate waveforms in Normal mode is not recommended, since this will occupy too much of the CPU time.
Clear Timer on Compare Match (CTC) Mode	In <i>Clear Timer on Compare</i> or CTC mode (WGMn3:0 = 4 or 12), the OCRnA or ICRn Register are used to manipulate the counter resolution. In CTC mode the counter is cleared to zero when the counter value (TCNTn) matches either the OCRnA (WGMn3:0 = 4) or the ICRn (WGMn3:0 = 12). The OCRnA or ICRn define the top value for the counter, hence also its resolution. This mode allows greater control of the Compare Match output frequency. It also simplifies the oper-

The timing diagram for the CTC mode is shown in Figure 51. The counter value (TCNTn) increases until a Compare Match occurs with either OCRnA or ICRn, and then counter (TCNTn) is cleared.



Figure 51. CTC Mode, Timing Diagram

ation of counting external events.



An interrupt can be generated at each time the counter value reaches the TOP value by either using the OCFnA or ICFn flag according to the register used to define the TOP value. If the interrupt is enabled, the interrupt handler routine can be used for updating the TOP value. However, changing the TOP to a value close to BOTTOM when the counter is running with none or a low prescaler value must be done with care since the CTC mode does not have the double buffering feature. If the new value written to OCRnA or ICRn is lower than the current value of TCNTn, the counter will miss the Compare Match. The counter will then have to count to its maximum value (0xFFFF) and wrap around starting at 0x0000 before the Compare Match can occur. In many cases this feature is not desirable. An alternative will then be to use the fast PWM mode using OCRnA for defining TOP (WGMn3:0 = 15) since the OCRnA then will be double buffered.

For generating a waveform output in CTC mode, the OCnA output can be set to toggle its logical level on each Compare Match by setting the Compare Output mode bits to toggle mode (COMnA1:0 = 1). The OCnA value will not be visible on the port pin unless the data direction for the pin is set to output (DDR\_OCnA = 1). The waveform generated will have a maximum frequency of  $f_{OCnA} = f_{clk_l/O}/2$  when OCRnA is set to zero (0x0000). The waveform frequency is defined by the following equation:

$$f_{OCnA} = \frac{f_{clk\_l/O}}{2 \cdot N \cdot (1 + OCRnA)}$$

The N variable represents the prescaler factor (1, 8, 64, 256, or 1024).

As for the Normal mode of operation, the TOVn flag is set in the same timer clock cycle that the counter counts from MAX to 0x0000.

**Fast PWM Mode** The *fast Pulse Width Modulation* or fast PWM mode (WGMn3:0 = 5, 6, 7, 14, or 15) provides a high frequency PWM waveform generation option. The fast PWM differs from the other PWM options by its single-slope operation. The counter counts from BOTTOM to TOP then restarts from BOTTOM. In non-inverting Compare Output mode, the Output Compare (OCnx) is cleared on the Compare Match between TCNTn and OCRnx, and set at BOTTOM. In inverting Compare Output mode output is set on Compare Match and cleared at BOTTOM. Due to the single-slope operation, the operating frequency of the fast PWM mode can be twice as high as the phase correct and phase and frequency correct PWM modes that use dual-slope operation. This high frequency makes the fast PWM mode well suited for power regulation, rectification, and DAC applications. High frequency allows physically small sized external components (coils, capacitors), hence reduces total system cost.

The PWM resolution for fast PWM can be fixed to 8-bit, 9-bit, or 10-bit, or defined by either ICRn or OCRnA. The minimum resolution allowed is 2-bit (ICRn or OCRnA set to 0x0003), and the maximum resolution is 16-bit (ICRn or OCRnA set to MAX). The PWM resolution in bits can be calculated by using the following equation:

$$R_{FPWM} = \frac{\log(TOP + 1)}{\log(2)}$$

In fast PWM mode the counter is incremented until the counter value matches either one of the fixed values 0x00FF, 0x01FF, or 0x03FF (WGMn3:0 = 5, 6, or 7), the value in ICRn (WGMn3:0 = 14), or the value in OCRnA (WGMn3:0 = 15). The counter is then cleared at the following timer clock cycle. The timing diagram for the fast PWM mode is shown in Figure 52. The figure shows fast PWM mode when OCRnA or ICRn is used to define TOP. The TCNTn value is in the timing diagram shown as a histogram for illustrating the single-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNTn slopes represent Compare Matches between OCRnx and TCNTn. The OCnx interrupt flag will be set when a Compare Match occurs.



Figure 52. Fast PWM Mode, Timing Diagram



The Timer/Counter Overflow Flag (TOVn) is set each time the counter reaches TOP. In addition the OCnA or ICFn flag is set at the same timer clock cycle as TOVn is set when either OCRnA or ICRn is used for defining the TOP value. If one of the interrupts are enabled, the interrupt handler routine can be used for updating the TOP and compare values.

When changing the TOP value the program must ensure that the new TOP value is higher or equal to the value of all of the compare registers. If the TOP value is lower than any of the compare registers, a Compare Match will never occur between the TCNTn and the OCRnx. Note that when using fixed TOP values the unused bits are masked to zero when any of the OCRnx Registers are written.

The procedure for updating ICRn differs from updating OCRnA when used for defining the TOP value. The ICRn Register is not double buffered. This means that if ICRn is changed to a low value when the counter is running with none or a low prescaler value, there is a risk that the new ICRn value written is lower than the current value of TCNTn. The result will then be that the counter will miss the Compare Match at the TOP value. The counter will then have to count to the MAX value (0xFFFF) and wrap around starting at 0x0000 before the Compare Match can occur. The OCRnA Register however, is double buffered. This feature allows the OCRnA I/O location to be written anytime. When the OCRnA I/O location is written the value written will be put into the OCRnA Buffer Register. The OCRnA Compare Register will then be updated with the value in the buffer register at the next timer clock cycle the TCNTn matches TOP. The update is done at the same timer clock cycle as the TCNTn is cleared and the TOVn flag is set.

Using the ICRn Register for defining TOP works well when using fixed TOP values. By using ICRn, the OCRnA Register is free to be used for generating a PWM output on OCnA. However, if the base PWM frequency is actively changed (by changing the TOP value), using the OCRnA as TOP is clearly a better choice due to its double buffer feature.

In fast PWM mode, the compare units allow generation of PWM waveforms on the OCnx pins. Setting the COMnx1:0 bits to two will produce a non-inverted PWM and an inverted PWM output can be generated by setting the COMnx1:0 to three (See Table 59 on page 134). The actual OCnx value will only be visible on the port pin if the data direction for the port pin is set as output (DDR\_OCnx). The PWM waveform is generated by setting (or clearing) the OCnx Register at the Compare Match between OCRnx and TCNTn, and clearing (or setting) the OCnx Register at the timer clock cycle the counter is cleared (changes from TOP to BOTTOM).



The PWM frequency for the output can be calculated by the following equation:

$$f_{OCnxPWM} = \frac{f_{clk\_l/O}}{N \cdot (1 + TOP)}$$

The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).

The extreme values for the OCRnx Register represents special cases when generating a PWM waveform output in the fast PWM mode. If the OCRnx is set equal to BOTTOM (0x0000) the output will be a narrow spike for each TOP+1 timer clock cycle. Setting the OCRnx equal to TOP will result in a constant high or low output (depending on the polarity of the output set by the COMnx1:0 bits.)

A frequency (with 50% duty cycle) waveform output in fast PWM mode can be achieved by setting OCnA to toggle its logical level on each Compare Match (COMnA1:0 = 1). This applies only if OCRnA is used to define the TOP value (WGMn3:0 = 15). The waveform generated will have a maximum frequency of  $f_{OCnA} = f_{clk\_I/O}/2$  when OCRnA is set to zero (0x0000). This feature is similar to the OCnA toggle in CTC mode, except the double buffer feature of the Output Compare unit is enabled in the fast PWM mode.

Phase Correct PWMThe phase correct Pulse Width Modulation or phase correct PWM mode (WGMn3:0 = 1, 2, 3,Mode10, or 11) provides a high resolution phase correct PWM waveform generation option. The<br/>phase correct PWM mode is, like the phase and frequency correct PWM mode, based on a dual-<br/>slope operation. The counter counts repeatedly from BOTTOM (0x0000) to TOP and then from<br/>TOP to BOTTOM. In non-inverting Compare Output mode, the Output Compare (OCnx) is<br/>cleared on the Compare Match between TCNTn and OCRnx while upcounting, and set on the<br/>Compare Match while downcounting. In inverting Output Compare mode, the operation is<br/>inverted. The dual-slope operation has lower maximum operation frequency than single slope<br/>operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes<br/>are preferred for motor control applications.

The PWM resolution for the phase correct PWM mode can be fixed to 8-bit, 9-bit, or 10-bit, or defined by either ICRn or OCRnA. The minimum resolution allowed is 2-bit (ICRn or OCRnA set to 0x0003), and the maximum resolution is 16-bit (ICRn or OCRnA set to MAX). The PWM resolution in bits can be calculated by using the following equation:

$$R_{PCPWM} = \frac{\log(TOP + 1)}{\log(2)}$$

In phase correct PWM mode the counter is incremented until the counter value matches either one of the fixed values 0x00FF, 0x01FF, or 0x03FF (WGMn3:0 = 1, 2, or 3), the value in ICRn (WGMn3:0 = 10), or the value in OCRnA (WGMn3:0 = 11). The counter has then reached the TOP and changes the count direction. The TCNTn value will be equal to TOP for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 53. The figure shows phase correct PWM mode when OCRnA or ICRn is used to define TOP. The TCNTn value is in the timing diagram shown as a histogram for illustrating the dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNTn slopes represent Compare Matches between OCRnx and TCNTn. The OCnx interrupt flag will be set when a Compare Match occurs.



Figure 53. Phase Correct PWM Mode, Timing Diagram



The Timer/Counter Overflow Flag (TOVn) is set each time the counter reaches BOTTOM. When either OCRnA or ICRn is used for defining the TOP value, the OCnA or ICFn flag is set accordingly at the same timer clock cycle as the OCRnx Registers are updated with the double buffer value (at TOP). The interrupt flags can be used to generate an interrupt each time the counter reaches the TOP or BOTTOM value.

When changing the TOP value the program must ensure that the new TOP value is higher or equal to the value of all of the compare registers. If the TOP value is lower than any of the compare registers, a Compare Match will never occur between the TCNTn and the OCRnx. Note that when using fixed TOP values, the unused bits are masked to zero when any of the OCRnx Registers are written. As the third period shown in Figure 53 illustrates, changing the TOP actively while the Timer/Counter is running in the phase correct mode can result in an unsymmetrical output. The reason for this can be found in the time of update of the OCRnx Register. Since the OCRnx update occurs at TOP, the PWM period starts and ends at TOP. This implies that the length of the falling slope is determined by the previous TOP value, while the length of the rising slope is determined by the new TOP value. When these two values differ the two slopes of the period will differ in length. The difference in length gives the unsymmetrical result on the output.

It is recommended to use the phase and frequency correct mode instead of the phase correct mode when changing the TOP value while the Timer/Counter is running. When using a static TOP value there are practically no differences between the two modes of operation.

In phase correct PWM mode, the compare units allow generation of PWM waveforms on the OCnx pins. Setting the COMnx1:0 bits to two will produce a non-inverted PWM and an inverted PWM output can be generated by setting the COMnx1:0 to three (See Table 60 on page 135). The actual OCnx value will only be visible on the port pin if the data direction for the port pin is set as output (DDR\_OCnx). The PWM waveform is generated by setting (or clearing) the OCnx Register at the Compare Match between OCRnx and TCNTn when the counter increments, and clearing (or setting) the OCnx Register at Compare Match between OCRnx and TCNTn when the courter decrements. The PWM frequency for the output when using phase correct PWM can be calculated by the following equation:

$$f_{OCnxPCPWM} = \frac{f_{clk\_l/O}}{2 \cdot N \cdot TOP}$$



The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).

The extreme values for the OCRnx Register represents special cases when generating a PWM waveform output in the phase correct PWM mode. If the OCRnx is set equal to BOTTOM the output will be continuously low and if set equal to TOP the output will be continuously high for non-inverted PWM mode. For inverted PWM the output will have the opposite logic values. If OCRnA is used to define the TOP value (WGMn3:0 = 11) and COMnA1:0 = 1, the OCnA output will toggle with a 50% duty cycle.

**Phase and Frequency Correct PWM Mode** The *phase and frequency correct Pulse Width Modulation*, or phase and frequency correct PWM mode (WGMn3:0 = 8 or 9) provides a high resolution phase and frequency correct PWM waveform generation option. The phase and frequency correct PWM mode is, like the phase correct PWM mode, based on a dual-slope operation. The counter counts repeatedly from BOTTOM (0x0000) to TOP and then from TOP to BOTTOM. In non-inverting Compare Output mode, the Output Compare (OCnx) is cleared on the Compare Match between TCNTn and OCRnx while upcounting, and set on the Compare Match while downcounting. In inverting Compare Output mode, the operation is inverted. The dual-slope operation gives a lower maximum operation frequency compared to the single-slope operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor control applications.

The main difference between the phase correct, and the phase and frequency correct PWM mode is the time the OCRnx Register is updated by the OCRnx Buffer Register, (see Figure 53 and Figure 54).

The PWM resolution for the phase and frequency correct PWM mode can be defined by either ICRn or OCRnA. The minimum resolution allowed is 2-bit (ICRn or OCRnA set to 0x0003), and the maximum resolution is 16-bit (ICRn or OCRnA set to MAX). The PWM resolution in bits can be calculated using the following equation:

$$R_{PFCPWM} = \frac{\log(TOP + 1)}{\log(2)}$$

In phase and frequency correct PWM mode the counter is incremented until the counter value matches either the value in ICRn (WGMn3:0 = 8), or the value in OCRnA (WGMn3:0 = 9). The counter has then reached the TOP and changes the count direction. The TCNTn value will be equal to TOP for one timer clock cycle. The timing diagram for the phase correct and frequency correct PWM mode is shown on Figure 54. The figure shows phase and frequency correct PWM mode when OCRnA or ICRn is used to define TOP. The TCNTn value is in the timing diagram shown as a histogram for illustrating the dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNTn slopes represent Compare Matches between OCRnx and TCNTn. The OCnx interrupt flag will be set when a Compare Match occurs.





Figure 54. Phase and Frequency Correct PWM Mode, Timing Diagram

The Timer/Counter Overflow Flag (TOVn) is set at the same timer clock cycle as the OCRnx Registers are updated with the double buffer value (at BOTTOM). When either OCRnA or ICRn is used for defining the TOP value, the OCnA or ICFn flag set when TCNTn has reached TOP. The interrupt flags can then be used to generate an interrupt each time the counter reaches the TOP or BOTTOM value.

When changing the TOP value the program must ensure that the new TOP value is higher or equal to the value of all of the compare registers. If the TOP value is lower than any of the compare registers, a Compare Match will never occur between the TCNTn and the OCRnx.

As Figure 54 shows the output generated is, in contrast to the phase correct mode, symmetrical in all periods. Since the OCRnx registers are updated at BOTTOM, the length of the rising and the falling slopes will always be equal. This gives symmetrical output pulses and is therefore frequency correct.

Using the ICRn Register for defining TOP works well when using fixed TOP values. By using ICRn, the OCRnA Register is free to be used for generating a PWM output on OCnA. However, if the base PWM frequency is actively changed by changing the TOP value, using the OCRnA as TOP is clearly a better choice due to its double buffer feature.

In phase and frequency correct PWM mode, the compare units allow generation of PWM waveforms on the OCnx pins. Setting the COMnx1:0 bits to two will produce a non-inverted PWM and an inverted PWM output can be generated by setting the COMnx1:0 to three (See Table 60 on page 135). The actual OCnx value will only be visible on the port pin if the data direction for the port pin is set as output (DDR\_OCnx). The PWM waveform is generated by setting (or clearing) the OCnx Register at the Compare Match between OCRnx and TCNTn when the counter increments, and clearing (or setting) the OCnx Register at Compare Match between OCRnx and TCNTn when the counter decrements. The PWM frequency for the output when using phase and frequency correct PWM can be calculated by the following equation:

$$f_{OCnxPFCPWM} = \frac{f_{clk\_l/O}}{2 \cdot N \cdot TOP}$$

The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).

The extreme values for the OCRnx Register represent special cases when generating a PWM waveform output in the phase correct PWM mode. If the OCRnx is set equal to BOTTOM the



output will be continuously low and if set equal to TOP the output will be set to high for non-inverted PWM mode. For inverted PWM the output will have the opposite logic values. If OCnA is used to define the TOP value (WGMn3:0 = 9) and COMnA1:0 = 1, the OCnA output will toggle with a 50% duty cycle.

### Timer/Counter Timing Diagrams

The Timer/Counter is a synchronous design and the timer clock ( $clk_{Tn}$ ) is therefore shown as a clock enable signal in the following figures. The figures include information on when interrupt flags are set, and when the OCRnx Register is updated with the OCRnx buffer value (only for modes utilizing double buffering). Figure 55 shows a timing diagram for the setting of OCFnx.



Figure 55. Timer/Counter Timing Diagram, Setting of OCFnx, no Prescaling

Figure 56 shows the same timing data, but with the prescaler enabled.

Figure 56. Timer/Counter Timing Diagram, Setting of OCFnx, with Prescaler (f<sub>clk\_1/0</sub>/8)



Figure 57 shows the count sequence close to TOP in various modes. When using phase and frequency correct PWM mode the OCRnx Register is updated at BOTTOM. The timing diagrams will be the same, but TOP should be replaced by BOTTOM, TOP-1 by BOTTOM+1 and so on. The same renaming applies for modes that set the TOVn flag at BOTTOM.





Figure 58 shows the same timing data, but with the prescaler enabled.





### 16-bit **Timer/Counter** Register Description

TOODAA

TCCR1A – Timer/Counter1	Bit	7	6	5	4	3	2	1	0	
Control Register A	0x2F (0x4F)	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	TCCR1A
<u>-</u>	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
	Initial Value	0	0	0	0	0	0	0	0	
TCCR3A –										
Timer/Counter3	Bit	7	6	5	4	3	2	1	0	_
Control Register A	(0x8B)	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM31	WGM30	TCCR3A
5	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	



Initial Value 0 0 0 0 0 0 0 0 0

- Bit 7:6 COMnA1:0: Compare Output Mode for Channel A
- Bit 5:4 COMnB1:0: Compare Output Mode for Channel B
- Bit 3:2 COMnC1:0: Compare Output Mode for Channel C

The COMnA1:0, COMnB1:0, and COMnC1:0 control the Output Compare pins (OCnA, OCnB, and OCnC respectively) behavior. If one or both of the COMnA1:0 bits are written to one, the OCnA output overrides the normal port functionality of the I/O pin it is connected to. If one or both of the COMnB1:0 bits are written to one, the OCnB output overrides the normal port functionality of the I/O pin it is connected to. If one or both of the COMnC1:0 bits are written to one, the OCnC output overrides the normal port functionality of the I/O pin it is connected to. If one or both of the COMnC1:0 bits are written to one, the OCnC output overrides the normal port functionality of the I/O pin it is connected to. However, note that the *Data Direction Register* (DDR) bit corresponding to the OCnA, OCnB or OCnC pin must be set in order to enable the output driver.

When the OCnA, OCnB or OCnC is connected to the pin, the function of the COMnx1:0 bits is dependent of the WGMn3:0 bits setting. Table 58 shows the COMnx1:0 bit functionality when the WGMn3:0 bits are set to a Normal or a CTC mode (non-PWM).



#### Table 58. Compare Output Mode, non-PWM

COMnA1/ COMnB1/ COMnC1	COMnA0/ COMnB0/ COMnC0	Description
0	0	Normal port operation, OCnA/OCnB/OCnC disconnected.
0	1	Toggle OCnA/OCnB/OCnC on Compare Match.
1	0	Clear OCnA/OCnB/OCnC on Compare Match (Set output to low level).
1	1	Set OCnA/OCnB/OCnC on Compare Match (Set output to high level).

Table 59 shows the COMnx1:0 bit functionality when the WGMn3:0 bits are set to the fast PWM mode

Table 59. Compare Output Mode, Fast PWM<sup>(1)</sup>

COMnA1/ COMnB1/ COMnC0	COMnA0/ COMnB0/ COMnC0	Description
0	0	Normal port operation, OCnA/OCnB/OCnC disconnected.
0	1	WGMn3:0 = 15: Toggle OCnA on Compare Match, OCnB/OCnC disconnected (normal port operation). For all other WGMn settings, normal port operation, OCnA/OCnB/OCnC disconnected.
1	0	Clear OCnA/OCnB/OCnC on Compare Match, set OCnA/OCnB/OCnC at BOTTOM (non-inverting mode).
1	1	Set OCnA/OCnB/OCnC on Compare Match, clear OCnA/OCnB/OCnC at BOTTOM (inverting mode).

Note: 1. A special case occurs when OCRnA/OCRnB/OCRnC equals TOP and COMnA1/COMnB1/COMnC1 is set. In this case the Compare Match is ignored, but the set or clear is done at BOTTOM. See "Fast PWM Mode" on page 125. for more details.

Table 59 shows the COMnx1:0 bit functionality when the WGMn3:0 bits are set to the phase correct and frequency correct PWM mode.



Table 60. Compare Output Mode, Phase Correct and Phase and Frequency Correct PWM<sup>(1)</sup>

COMnA1/ COMnB1/ COMnC1	COMnA0/ COMnB0/ COMnC0	Description
0	0	Normal port operation, OCnA/OCnB/OCnC disconnected.
0	1	WGMn3:0 = 9 or 11: Toggle OCnA on Compare Match, OCnB/OCnC disconnected (normal port operation). Forr all other WGMn settings, normal port operation, OCnA/OCnB/OCnC disconnected.
1	0	Clear OCnA/OCnB/OCnC on Compare Match when up- counting. Set OCnA/OCnB/OCnC on Compare Match when downcounting.
1	1	Set OCnA/OCnB/OCnC on Compare Match when up-counting. Clear OCnA/OCnB/OCnC on Compare Match when downcounting.

Note: 1. A special case occurs when OCRnA/OCRnB/OCRnC equals TOP and COMnA1/COMnB1/COMnC1 is set. See "Phase Correct PWM Mode" on page 127. for more details.

### • Bit 1:0 – WGMn1:0: Waveform Generation Mode

Combined with the WGMn3:2 bits found in the TCCRnB Register, these bits control the counting sequence of the counter, the source for maximum (TOP) counter value, and what type of waveform generation to be used, see Table 61. Modes of operation supported by the Timer/Counter unit are: Normal mode (counter), Clear Timer on Compare match (CTC) mode, and three types of Pulse Width Modulation (PWM) modes. (See "Modes of Operation" on page 124.)



Mode	WGMn3	WGMn2 (CTCn)	WGMn1 (PWMn1)	WGMn0 (PWMn0)			Update of OCRnx at	TOVn Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	СТС	OCRnA	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	BOTTOM	ТОР
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	BOTTOM	ТОР
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	BOTTOM	ТОР
8	1	0	0	0	PWM, Phase and Frequency Correct	ICRn	BOTTOM	BOTTOM
9	1	0	0	1	PWM, Phase and Frequency Correct	OCRnA	BOTTOM	BOTTOM
10	1	0	1	0	PWM, Phase Correct	ICRn	TOP	BOTTOM
11	1	0	1	1	PWM, Phase Correct	OCRnA	TOP	BOTTOM
12	1	1	0	0	СТС	ICRn	Immediate	MAX
13	1	1	0	1	(Reserved)	_	-	-
14	1	1	1	0	Fast PWM	ICRn	воттом	TOP
15	1	1	1	1	Fast PWM	OCRnA	BOTTOM	ТОР

### Table 61. Waveform Generation Mode Bit Description

Note: The CTCn and PWMn1:0 bit definition names are obsolete. Use the WGMn2:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

TCCR1B – Timer/Counter1 Control Register B	Bit 0x2E (0x4E) Read/Write Initial Value	7 ICNC1 R/W 0	6 ICES1 R/W 0	5 – R 0	4 WGM13 R/W 0	3 WGM12 R/W 0	2 <b>CS12</b> R/W 0	1 CS11 R/W 0	0 <b>CS10</b> R/W 0	TCCR1B
TCCR3B – Timer/Counter3 Control Register B	Bit (0x8A) Read/Write Initial Value	7 ICNC3 R/W 0	6 ICES3 R/W 0	5 – R 0	4 WGM33 R/W 0	3 WGM32 R/W 0	2 <b>CS32</b> R/W 0	1 CS31 R/W 0	0 <b>CS30</b> R/W 0	TCCR3B

### • Bit 7 – ICNCn: Input Capture Noise Canceler

Setting this bit (to one) activates the Input Capture Noise Canceler. When the noise canceler is activated, the input from the Input Capture pin (ICPn) is filtered. The filter function requires four successive equal valued samples of the ICPn pin for changing its output. The Input Capture is therefore delayed by four Oscillator cycles when the noise canceler is enabled.



### • Bit 6 – ICESn: Input Capture Edge Select

This bit selects which edge on the Input Capture pin (ICPn) that is used to trigger a capture event. When the ICESn bit is written to zero, a falling (negative) edge is used as trigger, and when the ICESn bit is written to one, a rising (positive) edge will trigger the capture.

When a capture is triggered according to the ICESn setting, the counter value is copied into the Input Capture Register (ICRn). The event will also set the Input Capture Flag (ICFn), and this can be used to cause an Input Capture Interrupt, if this interrupt is enabled.

When the ICRn is used as TOP value (see description of the WGMn3:0 bits located in the TCCRnA and the TCCRnB Register), the ICPn is disconnected and consequently the Input Capture function is disabled.

### • Bit 5 – Reserved Bit

This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be written to zero when TCCRnB is written.

### • Bit 4:3 – WGMn3:2: Waveform Generation Mode

See TCCRnA Register description.

### • Bit 2:0 - CSn2:0: Clock Select

The three Clock Select bits select the clock source to be used by the Timer/Counter, see Figure 55 and Figure 56.

CSn2	CSn1	CSn0	Description
0	0	0	No clock source (Timer/counter stopped).
0	0	1	clk <sub>I/O</sub> /1 (No prescaling)
0	1	0	clk <sub>I/O</sub> /8 (From prescaler)
0	1	1	clk <sub>I/O</sub> /64 (From prescaler)
1	0	0	clk <sub>I/O</sub> /256 (From prescaler)
1	0	1	clk <sub>I/O</sub> /1024 (From prescaler)
1	1	0	External clock source on Tn pin. Clock on falling edge.
1	1	1	External clock source on Tn pin. Clock on rising edge.

 Table 62.
 Clock Select Bit Description

If external pin modes are used for the Timer/Countern, transitions on the Tn pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.

TCCR1C – Timer/Counter1	Bit	7	6	5	4	3	2	1	0	
Control Register C	(0x7A)	FOC1A	FOC1B	FOC1C	-	-	-	-	-	TCCR1C
	Read/Write	W	W	W	R	R	R	R	R	-
	Initial Value	0	0	0	0	0	0	0	0	



TCCR3C – Timer/Counter3 Control Register C

Bit	7	6	5	4	3	2	1	0	
(0x8C)	FOC3A	FOC3B	FOC3C	-	-	-	-	-	TCCR3C
Read/Write	W	W	W	R	R	R	R	R	-
Initial Value	0	0	0	0	0	0	0	0	

- Bit 7 FOCnA: Force Output Compare for Channel A
- Bit 6 FOCnB: Force Output Compare for Channel B
- Bit 5 FOCnC: Force Output Compare for Channel C

The FOCnA/FOCnB/FOCnC bits are only active when the WGMn3:0 bits specifies a non-PWM mode. When writing a logical one to the FOCnA/FOCnB/FOCnC bit, an immediate Compare Match is forced on the waveform generation unit. The OCnA/OCnB/OCnC output is changed according to its COMnx1:0 bits setting. Note that the FOCnA/FOCnB/FOCnC bits are implemented as strobes. Therefore it is the value present in the COMnx1:0 bits that determine the effect of the forced compare.

A FOCnA/FOCnB/FOCnC strobe will not generate any interrupt nor will it clear the timer in Clear Timer on Compare match (CTC) mode using OCRnA as TOP.

The FOCnA/FOCnB/FOCnB bits are always read as zero.

#### Bit 4:0 – Reserved Bits

These bits are reserved for future use. For ensuring compatibility with future devices, these bits must be written to zero when TCCRnC is written.

### TCNT1H and TCNT1L



**TCNT3H and TCNT3L** 

- Timer/Counter3



The two *Timer/Counter* I/O locations (TCNTnH and TCNTnL, combined TCNTn) give direct access, both for read and for write operations, to the Timer/Counter unit 16-bit counter. To ensure that both the high and low bytes are read and written simultaneously when the CPU accesses these registers, the access is performed using an 8-bit temporary High Byte Register (TEMP). This temporary register is shared by all the other 16-bit registers. See "Accessing 16-bit Registers" on page 115.

Modifying the counter (TCNTn) while the counter is running introduces a risk of missing a Compare Match between TCNTn and one of the OCRnx Registers.

Writing to the TCNTn Register blocks (removes) the Compare Match on the following timer clock for all compare units.





The Output Compare Registers contain a 16-bit value that is continuously compared with the counter value (TCNTn). A match can be used to generate an Output Compare interrupt, or to generate a waveform output on the OCnx pin.

The Output Compare Registers are 16-bit in size. To ensure that both the high and low bytes are written simultaneously when the CPU writes to these registers, the access is performed using an 8-bit temporary high byte register (TEMP). This temporary register is shared by all the other 16-bit registers. See "Accessing 16-bit Registers" on page 115.



#### ICR1H and ICR1L -**Input Capture Register** 1

3



The Input Capture is updated with the counter (TCNTn) value each time an event occurs on the ICPn pin (or optionally on the Analog Comparator output for Timer/Counter1). The Input Capture can be used for defining the counter TOP value.

The Input Capture Register is 16-bit in size. To ensure that both the high and low bytes are read simultaneously when the CPU accesses these registers, the access is performed using an 8-bit temporary high byte register (TEMP). This temporary register is shared by all the other 16-bit registers. See "Accessing 16-bit Registers" on page 115.

### TIMSK -Timer/Counter Interrupt Mask Register<sup>(1)</sup>

Bit	7	6	5	4	3	2	1	0	
0x37 (0x57)	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	TIMSK
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Note: 1. This register contains interrupt control bits for several Timer/Counters, but only Timer1 bits are described in this section. The remaining bits are described in their respective timer sections.

### • Bit 5 – TICIE1: Timer/Counter1, Input Capture Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Input Capture interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 61) is executed when the ICF1 flag, located in TIFR, is set.

### • Bit 4 – OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Output Compare A Match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 61) is executed when the OCF1A flag, located in TIFR, is set.

### • Bit 3 – OCIE1B: Timer/Counter1, Output Compare B Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Output Compare B Match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 61) is executed when the OCF1B flag, located in TIFR, is set.



### • Bit 2 – TOIE1: Timer/Counter1, Overflow Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Overflow Interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 61) is executed when the TOV1 flag, located in TIFR, is set.

ETIMSK – Extended Timer/Counter Interrupt Mask Register<sup>(1)</sup>



Note: 1. This register is not available in ATmega103 compatibility mode.

### • Bit 7:6 - Reserved Bits

These bits are reserved for future use. For ensuring compatibility with future devices, these bits must be set to zero when ETIMSK is written.

### • Bit 5 – TICIE3: Timer/Counter3, Input Capture Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter3 Input Capture interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 61) is executed when the ICF3 flag, located in ETIFR, is set.

### • Bit 4 – OCIE3A: Timer/Counter3, Output Compare A Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter3 Output Compare A Match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 61) is executed when the OCF3A flag, located in ETIFR, is set.

### • Bit 3 – OCIE3B: Timer/Counter3, Output Compare B Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter3 Output Compare B Match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 61) is executed when the OCF3B flag, located in ETIFR, is set.

### • Bit 2 – TOIE3: Timer/Counter3, Overflow Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter3 Overflow Interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 61) is executed when the TOV3 flag, located in ETIFR, is set.

### • Bit 1 – OCIE3C: Timer/Counter3, Output Compare C Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter3 Output Compare C Match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 61) is executed when the OCF3C flag, located in ETIFR, is set.

### • Bit 0 – OCIE1C: Timer/Counter1, Output Compare C Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Output Compare C Match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 61) is executed when the OCF1C flag, located in ETIFR, is set.



### TIFR – Timer/Counter Interrupt Flag Register<sup>(1)</sup>

Bit	7	6	5	4	3	2	1	0	
0x36 (0x56)	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	TIFR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
Initial Value	0	0	0	0	0	0	0	0	

Note: 1. This register contains flag bits for several Timer/Counters, but only Timer1 bits are described in this section. The remaining bits are described in their respective timer sections.

### • Bit 5 – ICF1: Timer/Counter1, Input Capture Flag

This flag is set when a capture event occurs on the ICP1 pin. When the Input Capture Register (ICR1) is set by the WGMn3:0 to be used as the TOP value, the ICF1 flag is set when the counter reaches the TOP value.

ICF1 is automatically cleared when the Input Capture Interrupt Vector is executed. Alternatively, ICF1 can be cleared by writing a logic one to its bit location.

### Bit 4 – OCF1A: Timer/Counter1, Output Compare A Match Flag

This flag is set in the timer clock cycle after the counter (TCNT1) value matches the Output Compare Register A (OCR1A).

Note that a Forced Output Compare (FOC1A) strobe will not set the OCF1A flag.

OCF1A is automatically cleared when the Output Compare Match A Interrupt Vector is executed. Alternatively, OCF1A can be cleared by writing a logic one to its bit location.

#### Bit 3 – OCF1B: Timer/Counter1, Output Compare B Match Flag

This flag is set in the timer clock cycle after the counter (TCNT1) value matches the Output Compare Register B (OCR1B).

Note that a Forced Output Compare (FOC1B) strobe will not set the OCF1B flag.

OCF1B is automatically cleared when the Output Compare Match B Interrupt Vector is executed. Alternatively, OCF1B can be cleared by writing a logic one to its bit location.

#### Bit 2 – TOV1: Timer/Counter1, Overflow Flag

The setting of this flag is dependent of the WGMn3:0 bits setting. In Normal and CTC modes, the TOV1 flag is set when the timer overflows. Refer to Table 61 on page 136 for the TOV1 flag behavior when using another WGMn3:0 bit setting.

TOV1 is automatically cleared when the Timer/Counter1 Overflow Interrupt Vector is executed. Alternatively, TOV1 can be cleared by writing a logic one to its bit location.

ETIFR – Extended Timer/Counter	Bit	7	6	5	4	3	2	1	0	_
Interrupt Flag Register	(0x7C)	-	-	ICF3	OCF3A	OCF3B	TOV3	OCF3C	OCF1C	ETIFR
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	1
	Initial Value	0	0	0	0	0	0	0	0	

### • Bit 7:6 - Reserved Bits

These bits are reserved for future use. For ensuring compatibility with future devices, these bits must be set to zero when ETIFR is written.



### • Bit 5 – ICF3: Timer/Counter3, Input Capture Flag

This flag is set when a capture event occurs on the ICP3 pin. When the Input Capture Register (ICR3) is set by the WGM3:0 to be used as the TOP value, the ICF3 flag is set when the counter reaches the TOP value.

ICF3 is automatically cleared when the Input Capture 3 Interrupt Vector is executed. Alternatively, ICF3 can be cleared by writing a logic one to its bit location.

### • Bit 4 – OCF3A: Timer/Counter3, Output Compare A Match Flag

This flag is set in the timer clock cycle after the counter (TCNT3) value matches the Output Compare Register A (OCR3A).

Note that a Forced Output Compare (FOC3A) strobe will not set the OCF3A flag.

OCF3A is automatically cleared when the Output Compare Match 3 A Interrupt Vector is executed. Alternatively, OCF3A can be cleared by writing a logic one to its bit location.

### Bit 3 – OCF3B: Timer/Counter3, Output Compare B Match Flag

This flag is set in the timer clock cycle after the counter (TCNT3) value matches the Output Compare Register B (OCR3B).

Note that a Forced Output Compare (FOC3B) strobe will not set the OCF3B flag.

OCF3B is automatically cleared when the Output Compare Match 3 B Interrupt Vector is executed. Alternatively, OCF3B can be cleared by writing a logic one to its bit location.

### • Bit 2 – TOV3: Timer/Counter3, Overflow Flag

The setting of this flag is dependent of the WGM3:0 bits setting. In Normal and CTC modes, the TOV3 flag is set when the timer overflows. Refer to Table 52 on page 104 for the TOV3 flag behavior when using another WGM3:0 bit setting.

TOV3 is automatically cleared when the Timer/Counter3 Overflow Interrupt Vector is executed. Alternatively, OCF3B can be cleared by writing a logic one to its bit location.

### • Bit 1 – OCF3C: Timer/Counter3, Output Compare C Match Flag

This flag is set in the timer clock cycle after the counter (TCNT3) value matches the Output Compare Register C (OCR3C).

Note that a Forced Output Compare (FOC3C) strobe will not set the OCF3C flag.

OCF3C is automatically cleared when the Output Compare Match 3 C Interrupt Vector is executed. Alternatively, OCF3C can be cleared by writing a logic one to its bit location.

### • Bit 0 – OCF1C: Timer/Counter1, Output Compare C Match Flag

This flag is set in the timer clock cycle after the counter (TCNT1) value matches the Output Compare Register C (OCR1C).

Note that a Forced Output Compare (FOC1C) strobe will not set the OCF1C flag.

OCF1C is automatically cleared when the Output Compare Match 1 C Interrupt Vector is executed. Alternatively, OCF1C can be cleared by writing a logic one to its bit location.



Timer/Counter3, Timer/Counter2 and Timer/Counter1 Prescalers	Timer/Counter3, Timer/Counter2 and Timer/Counter1 share the same prescaler module, but the Timer/Counters can have different prescaler settings. The description below applies to all of the mentioned Timer/Counters.
Internal Clock Source	The Timer/Counter can be clocked directly by the system clock (by setting the CSn2:0 = 1). This provides the fastest operation, with a maximum Timer/Counter clock frequency equal to system clock frequency ( $f_{CLK\_I/O}$ ). Alternatively, one of four taps from the prescaler can be used as a clock source. The prescaled clock has a frequency of either $f_{CLK\_I/O}/8$ , $f_{CLK\_I/O}/64$ , $f_{CLK\_I/O}/256$ , or $f_{CLK\_I/O}/1024$ .
Prescaler Reset	The prescaler is free running, for example, it operates independently of the Clock Select logic of the Timer/Counter, and it is shared by Timer/Counter1, Timer/Counter2, and Timer/Counter3. Since the prescaler is not affected by the Timer/Counter's clock select, the state of the prescaler will have implications for situations where a prescaled clock is used. One example of prescaling artifacts occurs when the timer is enabled and clocked by the prescaler ( $6 > CSn2:0 > 1$ ). The number of system clock cycles from when the timer is enabled to the first count occurs can be from 1 to N+1 system clock cycles, where N equals the prescaler divisor ( $8, 64, 256, or 1024$ ). It is possible to use the Prescaler Reset for synchronizing the Timer/Counter to program execution. However, care must be taken if the other Timer/Counter that shares the same prescaler also use prescaling. A Prescaler Reset will affect the prescaler period for all Timer/Counters it is
External Clock Source	connected to. An external clock source applied to the Tn pin can be used as Timer/Counter clock $(clk_{T1}/clk_{T2}/clk_{T3})$ . The Tn pin is sampled once every system clock cycle by the pin synchronization logic. The synchronized (sampled) signal is then passed through the edge detector. Figure 59 shows a functional equivalent block diagram of the Tn synchronization and edge detector logic. The registers are clocked at the positive edge of the internal system clock ( $clk_{I/O}$ ). The latch

is transparent in the high period of the internal system clock.

The edge detector generates one  $clk_{T1}/clk_{T2}/clk_{T3}$  pulse for each positive (CSn2:0 = 7) or negative (CSn2:0 = 6) edge it detects.





The synchronization and edge detector logic introduces a delay of 2.5 to 3.5 system clock cycles from an edge has been applied to the Tn pin to the counter is updated.

Enabling and disabling of the clock input must be done when Tn has been stable for at least one system clock cycle, otherwise it is a risk that a false Timer/Counter clock pulse is generated.

Each half period of the external clock applied must be longer than one system clock cycle to ensure correct sampling. The external clock must be guaranteed to have less than half the sys-


tem clock frequency ( $f_{ExtClk} < f_{clk}$  1/0/2) given a 50/50% duty cycle. Since the edge detector uses sampling, the maximum frequency of an external clock it can detect is half the sampling frequency (Nyquist sampling theorem). However, due to variation of the system clock frequency and duty cycle caused by Oscillator source (crystal, resonator, and capacitors) tolerances, it is recommended that maximum frequency of an external clock source is less than  $f_{clk}$   $\frac{1}{VO}/2.5$ .

An external clock source can not be prescaled.



Figure 60. Prescaler for Timer/Counter1, Timer/Counter2, and Timer/Counter3<sup>(1)</sup>

Note: 1. The synchronization logic on the input pins (T3/T2/T1) is shown in Figure 59.

SFIOR – Special **Function IO Register** 

Bit	7	6	5	4	3	2	1	0	
0x20 (0x40)	TSM	-	-	-	ACME	PUD	PSR0	PSR321	SFIOR
Read/Write	R/W	R	R	R	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

#### Bit 7 – TSM: Timer/Counter Synchronization Mode

Writing TSM bit to one activates the Timer/Counter Synchronization mode. In this mode, the value that is written to PSR0 and PSR321 bits is kept, hence keeping the corresponding prescaler reset signals asserted. This ensures that the corresponding Timer/Counters are halted and can be configured to the same value without the risk of one of them advancing during configuration. When the TSM bit written zero, the PSR0 and PSR321 bits are cleared by hardware, and the Timer/Counters start counting simultaneously.

#### Bit 0 – PSR321: Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1

When this bit is one, the Timer/Counter3, Timer/Counter2, and Timer/Counter1 prescaler will be reset. The bit is normally cleared immediately by hardware, except if the TSM bit is set. Note that Timer/Counter3 Timer/Counter2, and Timer/Counter1 share the same prescaler and a reset of this prescaler will affect all three timers.



### 8-bit Timer/Counter2 with PWM

Timer/Counter2 is a general purpose, single-channel, 8-bit Timer/Counter module. The main features are:

- Single Channel Counter
- Clear Timer on Compare Match (Auto Reload)
- Glitch-free, Phase Correct Pulse width Modulator (PWM)
- Frequency Generator
- External Event Counter
- 10-bit Clock Prescaler
- Overflow and Compare Match Interrupt Sources (TOV2 and OCF2)

#### **Overview**

A simplified block diagram of the 8-bit Timer/Counter is shown in Figure 61. For the actual placement of I/O pins, refer to "Pin Configuration" on page 2. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listed in the "8-bit Timer/Counter Register Description" on page 157.





Registers

The Timer/Counter (TCNT2) and Output Compare Register (OCR2) are 8-bit registers. Interrupt request (abbreviated to Int.Req. in the figure) signals are all visible in the Timer Interrupt Flag Register (TIFR). All interrupts are individually masked with the Timer Interrupt Mask Register (TIMSK). TIFR and TIMSK are not shown in the figure since these registers are shared by other timer units.

The Timer/Counter can be clocked internally, via the prescaler, or by an external clock source on the T2 pin. The Clock Select logic block controls which clock source and edge the Timer/Counter uses to increment (or decrement) its value. The Timer/Counter is inactive when no clock source is selected. The output from the Clock Select logic is referred to as the timer clock ( $clk_{T2}$ ).

The double buffered Output Compare Register (OCR2) is compared with the Timer/Counter value at all times. The result of the compare can be used by the Waveform Generator to gener-



ate a PWM or variable frequency output on the Output Compare pin (OC2). For details, see "Output Compare Unit" on page 148. The Compare Match event will also set the Compare Flag (OCF2) which can be used to generate an Output Compare interrupt request.

Definitions

Many register and bit references in this document are written in general form. A lower case "n" replaces the Timer/Counter number, in this case 2. However, when using the register or bit defines in a program, the precise form must be used (that is, TCNT2 for accessing Timer/Counter2 counter value and so on).

The definitions in Table 63 are also used extensively throughout this section.

#### Table 63. Definitions

BOTTOM	The counter reaches the BOTTOM when it becomes 0x00.
MAX	The counter reaches its MAXimum when it becomes 0xFF (decimal 255).
ТОР	The counter reaches the TOP when it becomes equal to the highest value in the count sequence. The TOP value can be assigned to be the fixed value 0xFF (MAX) or the value stored in the OCR2 Register. The assignment is dependent on the mode of operation.

#### **Timer/Counter Clock Sources** The Timer/Counter can be clocked by an internal or an external clock source. The clock source is selected by the Clock Select logic which is controlled by the Clock Select (CS22:0) bits located in the Timer/Counter Control Register (TCCR2). For details on clock sources and prescaler, see "Timer/Counter3, Timer/Counter2 and Timer/Counter1 Prescalers" on page 144.



### **Counter Unit**

The main part of the 8-bit Timer/Counter is the programmable bi-directional counter unit. Figure 62 shows a block diagram of the counter and its surroundings.





Signal description (internal signals):

count	Increment or decrement TCNT2 by 1.					
direction	Select between increment and decrement.					
clear	Clear TCNT2 (set all bits to zero).					
<b>clk</b> <sub>Tn</sub>	Timer/counter clock, referred to as $clk_{T0}$ in the following.					
top	Signalize that TCNT2 has reached maximum value.					
bottom	Signalize that TCNT2 has reached minimum value (zero).					

Depending of the mode of operation used, the counter is cleared, incremented, or decremented at each timer clock ( $clk_{T2}$ ).  $clk_{T2}$  can be generated from an external or internal clock source, selected by the Clock Select bits (CS22:0). When no clock source is selected (CS22:0 = 0) the timer is stopped. However, the TCNT2 value can be accessed by the CPU, regardless of whether  $clk_{T2}$  is present or not. A CPU write overrides (has priority over) all counter clear or count operations.

The counting sequence is determined by the setting of the WGM01 and WGM00 bits located in the Timer/Counter Control Register (TCCR2). There are close connections between how the counter behaves (counts) and how waveforms are generated on the Output Compare output OC2. For more details about advanced counting sequences and waveform generation, see "Modes of Operation" on page 151.

The Timer/Counter Overflow Flag (TOV2) is set according to the mode of operation selected by the WGM21:0 bits. TOV2 can be used for generating a CPU interrupt.

**Output Compare Unit** The 8-bit comparator continuously compares TCNT2 with the Output Compare Register (OCR2). Whenever TCNT2 equals OCR2, the comparator signals a match. A match will set the Output Compare Flag (OCF2) at the next timer clock cycle. If enabled (OCIE2 = 1 and Global Interrupt Flag in SREG is set), the Output Compare Flag generates an Output Compare interrupt. The OCF2 flag is automatically cleared when the interrupt is executed. Alternatively, the OCF2 flag can be cleared by software by writing a logical one to its I/O bit location. The Waveform Generator uses the match signal to generate an output according to operating mode set by the WGM21:0 bits and Compare Output mode (COM21:0) bits. The max and bottom signals are used by the Waveform Generator for handling the special cases of the extreme values in some modes of operation (see "Modes of Operation" on page 151). Figure 63 shows a block diagram of the Output Compare unit.







The OCR2 Register is double buffered when using any of the Pulse Width Modulation (PWM) modes. For the normal and Clear Timer on Compare (CTC) modes of operation, the double buffering is disabled. The double buffering synchronizes the update of the OCR2 Compare Register to either top or bottom of the counting sequence. The synchronization prevents the occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.

The OCR2 Register access may seem complex, but this is not case. When the double buffering is enabled, the CPU has access to the OCR2 Buffer Register, and if double buffering is disabled the CPU will access the OCR2 directly.

Force OutputIn non-PWM waveform generation modes, the match output of the comparator can be forced by<br/>writing a one to the Force Output Compare (FOC2) bit. Forcing Compare Match will not set the<br/>OCF2 flag or reload/clear the timer, but the OC2 pin will be updated as if a real Compare Match<br/>had occurred (the COM21:0 bits settings define whether the OC2 pin is set, cleared or toggled).

Compare MatchAll CPU write operations to the TCNT2 Register will block any Compare Match that occur in the<br/>next timer clock cycle, even when the timer is stopped. This feature allows OCR2 to be initialized<br/>to the same value as TCNT2 without triggering an interrupt when the Timer/Counter clock is<br/>enabled.



#### Using the Output Compare Unit

Since writing TCNT2 in any mode of operation will block all Compare Matches for one timer clock cycle, there are risks involved when changing TCNT2 when using the Output Compare channel, independently of whether the Timer/Counter is running or not. If the value written to TCNT2 equals the OCR2 value, the Compare Match will be missed, resulting in incorrect waveform generation. Similarly, do not write the TCNT2 value equal to BOTTOM when the counter is downcounting.

The setup of the OC2 should be performed before setting the Data Direction Register for the port pin to output. The easiest way of setting the OC2 value is to use the Force Output Compare (FOC2) strobe bits in Normal mode. The OC2 Register keeps its value even when changing between Waveform Generation modes.

Be aware that the COM21:0 bits are not double buffered together with the compare value. Changing the COM21:0 bits will take effect immediately.

**Compare Match Output Unit** The Compare Output mode (COM21:0) bits have two functions. The Waveform Generator uses the COM21:0 bits for defining the Output Compare (OC2) state at the next Compare Match. Also, the COM21:0 bits control the OC2 pin output source. Figure 64 shows a simplified schematic of the logic affected by the COM21:0 bit setting. The I/O Registers, I/O bits, and I/O pins in the figure are shown in bold. Only the parts of the general I/O port control registers (DDR and PORT) that are affected by the COM21:0 bits are shown. When referring to the OC2 state, the reference is for the internal OC2 Register, not the OC2 pin. If a System Reset occur, the OC2 Register is reset to "0".





The general I/O port function is overridden by the Output Compare (OC2) from the Waveform Generator if either of the COM21:0 bits are set. However, the OC2 pin direction (input or output) is still controlled by the Data Direction Register (DDR) for the port pin. The Data Direction Regis-



	ter bit for the OC2 pin (DDR_OC2) must be set as output before the OC2 value is visible on the pin. The port override function is independent of the Waveform Generation mode.
	The design of the Output Compare pin logic allows initialization of the OC2 state before the output is enabled. Note that some COM21:0 bit settings are reserved for certain modes of operation. See "8-bit Timer/Counter Register Description" on page 157.
Compare Output Mode and Waveform Generation	The Waveform Generator uses the COM21:0 bits differently in Normal, CTC, and PWM modes. For all modes, setting the COM21:0 = 0 tells the Waveform Generator that no action on the OC2 Register is to be performed on the next Compare Match. For compare output actions in the non- PWM modes refer to Table 65 on page 158. For fast PWM mode, refer to Table 66 on page 158, and for phase correct PWM refer to Table 67 on page 159.
	A change of the COM21:0 bits state will have effect at the first Compare Match after the bits are written. For non-PWM modes, the action can be forced to have immediate effect by using the FOC2 strobe bits.
Modes of Operation	The mode of operation, that is, the behavior of the Timer/Counter and the Output Compare pins, is defined by the combination of the Waveform Generation mode (WGM21:0) and Compare Output mode (COM21:0) bits. The Compare Output mode bits do not affect the counting sequence, while the Waveform Generation mode bits do. The COM21:0 bits control whether the PWM output generated should be inverted or not (inverted or non-inverted PWM). For non-PWM modes the COM21:0 bits control whether the output should be set, cleared, or toggled at a Compare Match (see "Compare Match Output Unit" on page 150).
	For detailed timing information refer to Figure 68, Figure 69, Figure 70, and Figure 71 in "Timer/Counter Timing Diagrams" on page 155.
Normal Mode	The simplest mode of operation is the Normal mode (WGM21:0 = 0). In this mode the counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 8-bit value (TOP = 0xFF) and then restarts from the bottom (0x00). In normal operation the Timer/Counter Overflow Flag (TOV2) will be set in the same timer clock cycle as the TCNT2 becomes zero. The TOV2 flag in this case behaves like a ninth bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt that automatically clears the TOV2 flag, the timer resolution can be increased by software. There are no special cases to consider in the Normal mode, a new counter value can be written anytime.
	The Output Compare unit can be used to generate interrupts at some given time. Using the Out- put Compare to generate waveforms in Normal mode is not recommended, since this will occupy too much of the CPU time.
Clear Timer on Compare Match (CTC) Mode	In Clear Timer on Compare or CTC mode (WGM21:0 = 2), the OCR2 Register is used to manipulate the counter resolution. In CTC mode the counter is cleared to zero when the counter value (TCNT2) matches the OCR2. The OCR2 defines the top value for the counter, hence also its resolution. This mode allows greater control of the Compare Match output frequency. It also simplifies the operation of counting external events.
	The timing diagram for the CTC mode is shown in Figure 65. The counter value (TCNT2) increases until a Compare Match occurs between TCNT2 and OCR2, and then counter (TCNT2) is cleared.



Figure 65. CTC Mode, Timing Diagram



An interrupt can be generated each time the counter value reaches the TOP value by using the OCF2 flag. If the interrupt is enabled, the interrupt handler routine can be used for updating the TOP value. However, changing the TOP to a value close to BOTTOM when the counter is running with none or a low prescaler value must be done with care since the CTC mode does not have the double buffering feature. If the new value written to OCR2 is lower than the current value of TCNT2, the counter will miss the Compare Match. The counter will then have to count to its maximum value (0xFF) and wrap around starting at 0x00 before the Compare Match can occur.

For generating a waveform output in CTC mode, the OC2 output can be set to toggle its logical level on each Compare Match by setting the Compare Output mode bits to toggle mode (COM21:0 = 1). The OC2 value will not be visible on the port pin unless the data direction for the pin is set to output. The waveform generated will have a maximum frequency of  $f_{OC2} = f_{clk_l/O}/2$  when OCR2 is set to zero (0x00). The waveform frequency is defined by the following equation:

$$f_{OCn} = \frac{f_{clk\_l/O}}{2 \cdot N \cdot (1 + OCRn)}$$

The N variable represents the prescale factor (1, 8, 64, 256, or 1024).

As for the Normal mode of operation, the TOV2 flag is set in the same timer clock cycle that the counter counts from MAX to 0x00.

**Fast PWM Mode** The fast Pulse Width Modulation or fast PWM mode (WGM21:0 = 3) provides a high frequency PWM waveform generation option. The fast PWM differs from the other PWM option by its single-slope operation. The counter counts from BOTTOM to MAX then restarts from BOTTOM. In non-inverting Compare Output mode, the Output Compare (OC2) is cleared on the Compare Match between TCNT2 and OCR2, and set at BOTTOM. In inverting Compare Output mode, the output is set on Compare Match and cleared at BOTTOM. Due to the single-slope operation, the operating frequency of the fast PWM mode can be twice as high as the phase correct PWM mode that use dual-slope operation. This high frequency makes the fast PWM mode well suited for power regulation, rectification, and DAC applications. High frequency allows physically small sized external components (coils, capacitors), and therefore reduces total system cost.

In fast PWM mode, the counter is incremented until the counter value matches the MAX value. The counter is then cleared at the following timer clock cycle. The timing diagram for the fast PWM mode is shown in Figure 66. The TCNT2 value is in the timing diagram shown as a histogram for illustrating the single-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT2 slopes represent Compare Matches between OCR2 and TCNT2.



Figure 66. Fast PWM Mode, Timing Diagram



The Timer/Counter Overflow Flag (TOV2) is set each time the counter reaches MAX. If the interrupt is enabled, the interrupt handler routine can be used for updating the compare value.

In fast PWM mode, the compare unit allows generation of PWM waveforms on the OC2 pin. Setting the COM21:0 bits to two will produce a non-inverted PWM and an inverted PWM output can be generated by setting the COM21:0 to three (see Table 66 on page 158). The actual OC2 value will only be visible on the port pin if the data direction for the port pin is set as output. The PWM waveform is generated by setting (or clearing) the OC2 Register at the Compare Match between OCR2 and TCNT2, and clearing (or setting) the OC2 Register at the timer clock cycle the counter is cleared (changes from MAX to BOTTOM).

The PWM frequency for the output can be calculated by the following equation:

$$f_{OCnPWM} = \frac{f_{clk\_l/O}}{N \cdot 256}$$

The N variable represents the prescale factor (1, 8, 64, 256, or 1024).

The extreme values for the OCR2 Register represents special cases when generating a PWM waveform output in the fast PWM mode. If the OCR2 is set equal to BOTTOM, the output will be a narrow spike for each MAX+1 timer clock cycle. Setting the OCR2 equal to MAX will result in a constantly high or low output (depending on the polarity of the output set by the COM21:0 bits.)

A frequency (with 50% duty cycle) waveform output in fast PWM mode can be achieved by setting OC2 to toggle its logical level on each Compare Match (COM21:0 = 1). The waveform generated will have a maximum frequency of  $f_{OC2} = f_{clk\_I/O}/2$  when OCR2 is set to zero. This feature is similar to the OC2 toggle in CTC mode, except the double buffer feature of the Output Compare unit is enabled in the fast PWM mode.

 Phase Correct PWM
 The phase correct PWM mode (WGM21:0 = 1) provides a high resolution phase correct PWM

 Mode
 waveform generation option. The phase correct PWM mode is based on a dual-slope operation. The counter counts repeatedly from BOTTOM to MAX and then from MAX to BOTTOM. In non-inverting Compare Output mode, the Output Compare (OC2) is cleared on the Compare Match between TCNT2 and OCR2 while upcounting, and set on the Compare Match while downcount 



ing. In inverting Output Compare mode, the operation is inverted. The dual-slope operation has lower maximum operation frequency than single slope operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor control applications.

The PWM resolution for the phase correct PWM mode is fixed to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT2 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 67. The TCNT2 value is in the timing diagram shown as a histogram for illustrating the dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT2 slopes represent Compare Matches between OCR2 and TCNT2.



Figure 67. Phase Correct PWM Mode, Timing Diagram

The Timer/Counter Overflow Flag (TOV2) is set each time the counter reaches BOTTOM. The interrupt flag can be used to generate an interrupt each time the counter reaches the BOTTOM value.

In phase correct PWM mode, the compare unit allows generation of PWM waveforms on the OC2 pin. Setting the COM21:0 bits to two will produce a non-inverted PWM. An inverted PWM output can be generated by setting the COM21:0 to three (see Table 67 on page 159). The actual OC2 value will only be visible on the port pin if the data direction for the port pin is set as output. The PWM waveform is generated by clearing (or setting) the OC2 Register at the Compare Match between OCR2 and TCNT2 when the counter increments, and setting (or clearing) the OC2 Register at Compare Match between OCR2 and TCNT2 when the counter decrements. The PWM frequency for the output when using phase correct PWM can be calculated by the following equation:

$$f_{OCnPCPWM} = \frac{f_{\mathsf{clk\_l/O}}}{N \cdot 510}$$



The N variable represents the prescale factor (1, 8, 64, 256, or 1024).

The extreme values for the OCR2 Register represent special cases when generating a PWM waveform output in the phase correct PWM mode. If the OCR2 is set equal to BOTTOM, the output will be continuously low and if set equal to MAX the output will be continuously high for non-inverted PWM mode. For inverted PWM the output will have the opposite logic values.

At the very start of period 2 in Figure 67 OCn has a transition from high to low even though there is no Compare Match. The point of this transition is to guarantee symmetry around BOTTOM. There are two cases that give a transition without a Compare Match.

- OCR2 changes its value from MAX, like in Figure 67. When the OCR2 value is MAX the OCn pin value is the same as the result of a down-counting Compare Match. To ensure symmetry around BOTTOM the OCn value at MAX must correspond to the result of an upcounting Compare Match.
- The timer starts counting from a higher value than the one in OCR2, and for that reason misses the Compare Match and hence the OCn change that would have happened on the way up.

**Timer/Counter Timing Diagrams** The Timer/Counter is a synchronous design and the timer clock (clk<sub>T2</sub>) is therefore shown as a clock enable signal in the following figures. The figures include information on when interrupt flags are set. Figure 68 contains timing data for basic Timer/Counter operation. The figure shows the count sequence close to the MAX value in all modes other than phase correct PWM mode.





Figure 69 shows the same timing data, but with the prescaler enabled.



Figure 69. Timer/Counter Timing Diagram, with Prescaler ( $f_{clk\_l/O}/8$ )



Figure 70 shows the setting of OCF2 in all modes except CTC mode.





Figure 71 shows the setting of OCF2 and the clearing of TCNT2 in CTC mode.





Figure 71. Timer/Counter Timing Diagram, Clear Timer on Compare Match Mode, with Prescaler (f<sub>clk\_I/O</sub>/8)

#### Bit 7 – FOC2: Force Output Compare

The FOC2 bit is only active when the WGM20 bit specifies a non-PWM mode. However, for ensuring compatibility with future devices, this bit must be set to zero when TCCR2 is written when operating in PWM mode. When writing a logical one to the FOC2 bit, an immediate Compare Match is forced on the waveform generation unit. The OC2 output is changed according to its COM21:0 bits setting. Note that the FOC2 bit is implemented as a strobe. Therefore it is the value present in the COM21:0 bits that determines the effect of the forced compare.

A FOC2 strobe will not generate any interrupt, nor will it clear the timer in CTC mode using OCR2 as TOP.

The FOC2 bit is always read as zero.

#### Bit 6, 3 – WGM21:0: Waveform Generation Mode

These bits control the counting sequence of the counter, the source for the maximum (TOP) counter value, and what type of waveform generation to be used. Modes of operation supported by the Timer/Counter unit are: Normal mode, Clear Timer on Compare match (CTC) mode, and two types of Pulse Width Modulation (PWM) modes. See Table 64 and "Modes of Operation" on page 151.



8-bit

Register

TCCR2 -

Register

Mode	WGM21 (CTC2)	WGM20 (PWM2)	Timer/Counter Modeof OperationTOP		Update of OCR2	TOV2 Flag Set on
0	0	0	Normal	0xFF	Immediate	MAX
1	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
2	1	0	СТС	OCR2	Immediate	MAX
3	1	1	Fast PWM	0xFF	BOTTOM	MAX

**Table 64.** Waveform Generation Mode Bit Description<sup>(1)</sup>

Note: 1. The CTC2 and PWM2 bit definition names are now obsolete. Use the WGM21:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

#### • Bit 5:4 – COM21:0: Compare Match Output Mode

These bits control the Output Compare pin (OC2) behavior. If one or both of the COM21:0 bits are set, the OC2 output overrides the normal port functionality of the I/O pin it is connected to. However, note that the Data Direction Register (DDR) bit corresponding to the OC2 pin must be set in order to enable the output driver.

When OC2 is connected to the pin, the function of the COM21:0 bits depends on the WGM21:0 bit setting. Table 65 shows the COM21:0 bit functionality when the WGM21:0 bits are set to a Normal or CTC mode (non-PWM).

COM21	COM20	Description
0	0	Normal port operation, OC2 disconnected.
0	1	Toggle OC2 on Compare Match.
1	0	Clear OC2 on Compare Match.
1	1	Set OC2 on Compare Match.

 Table 65.
 Compare Output Mode, non-PWM Mode

Table 66 shows the COM21:0 bit functionality when the WGM21:0 bits are set to fast PWM mode.

Table 66.	Compare (	Output Mode,	Fast PW	M Mode <sup>(1)</sup>
-----------	-----------	--------------	---------	-----------------------

COM21	COM20	Description
0	0	Normal port operation, OC2 disconnected.
0	1	Reserved
1	0	Clear OC2 on Compare Match, set OC2 at BOTTOM, (non-inverting mode).
1	1	Set OC2 on Compare Match, clear OC2 at BOTTOM, (inverting mode).

Note: 1. A special case occurs when OCR2 equals TOP and COM21 is set. In this case, the Compare Match is ignored, but the set or clear is done at BOTTOM. See "Fast PWM Mode" on page 152 for more details.

Table 67 shows the COM21:0 bit functionality when the WGM21:0 bits are set to phase correct PWM mode.



COM21	COM20	Description
0	0	Normal port operation, OC2 disconnected.
0	1	Reserved
1	0	Clear OC2 on Compare Match when up-counting. Set OC2 on Compare Match when downcounting.
1	1	Set OC2 on Compare Match when up-counting. Clear OC2 on Compare Match when downcounting.

 Table 67. Compare Output Mode, Phase Correct PWM Mode<sup>(1)</sup>

Note: 1. A special case occurs when OCR2 equals TOP and COM21 is set. In this case, the Compare Match is ignored, but the set or clear is done at TOP. See "Phase Correct PWM Mode" on page 153 for more details.

#### • Bit 2:0 - CS22:0: Clock Select

The three Clock Select bits select the clock source to be used by the Timer/Counter.

CS22	CS21	CS20	Description
0	0	0	No clock source (Timer/counter stopped).
0	0	1	clk <sub>I/O</sub> /(No prescaling)
0	1	0	clk <sub>I/O</sub> /8 (From prescaler)
0	1	1	clk <sub>I/O</sub> /64 (From prescaler)
1	0	0	clk <sub>I/O</sub> /256 (From prescaler)
1	0	1	clk <sub>I/O</sub> /1024 (From prescaler)
1	1	0	External clock source on T2 pin. Clock on falling edge.
1	1	1	External clock source on T2 pin. Clock on rising edge.

 Table 68.
 Clock Select Bit Description

If external pin modes are used for the Timer/Counter2, transitions on the T2 pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.

TCNT2 – Timer/Counter Register



The Timer/Counter Register gives direct access, both for read and write operations, to the Timer/Counter unit 8-bit counter. Writing to the TCNT2 Register blocks (removes) the Compare Match on the following timer clock. Modifying the counter (TCNT2) while the counter is running, introduces a risk of missing a Compare Match between TCNT2 and the OCR2 Register.



#### OCR2 – Output Compare Register



The Output Compare Register contains an 8-bit value that is continuously compared with the counter value (TCNT2). A match can be used to generate an Output Compare interrupt, or to generate a waveform output on the OC2 pin.

### TIMSK – Timer/Counter Interrupt Mask Register



#### • Bit 7 – OCIE2: Timer/Counter2 Output Compare Match Interrupt Enable

When the OCIE2 bit is written to one, and the I-bit in the Status Register is set (one), the Timer/Counter2 Compare Match Interrupt is enabled. The corresponding interrupt is executed if a Compare Match in Timer/Counter2 occurs, for example, when the OCF2 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

#### Bit 6 – TOIE2: Timer/Counter2 Overflow Interrupt Enable

When the TOIE2 bit is written to one, and the I-bit in the Status Register is set (one), the Timer/Counter2 Overflow Interrupt is enabled. The corresponding interrupt is executed if an overflow in Timer/Counter2 occurs, for example, when the TOV2 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

#### TIFR – Timer/Counter Interrupt Flag Register

Bit	7	6	5	4	3	2	1	0	_
0x36 (0x56)	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	TIFR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – OCF2: Output Compare Flag 2

The OCF2 bit is set (one) when a Compare Match occurs between the Timer/Counter2 and the data in OCR2 – Output Compare Register2. OCF2 is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, OCF2 is cleared by writing a logic one to the flag. When the I-bit in SREG, OCIE2 (Timer/Counter2 Compare Match Interrupt Enable), and OCF2 are set (one), the Timer/Counter2 Compare match Interrupt is executed.

#### • Bit 6 – TOV2: Timer/Counter2 Overflow Flag

The bit TOV2 is set (one) when an overflow occurs in Timer/Counter2. TOV2 is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, TOV2 is cleared by writing a logic one to the flag. When the SREG I-bit, TOIE2 (Timer/Counter2 Overflow Interrupt Enable), and TOV2 are set (one), the Timer/Counter2 Overflow interrupt is executed. In PWM mode, this bit is set when Timer/Counter2 changes counting direction at 0x00.



### Output Compare Modulator (OCM1C2)

**Overview** 

The Output Compare Modulator (OCM) allows generation of waveforms modulated with a carrier frequency. The modulator uses the outputs from the Output Compare Unit C of the 16-bit Timer/Counter1 and the Output Compare Unit of the 8-bit Timer/Counter2. For more details about these Timer/Counters see "16-bit Timer/Counter (Timer/Counter1 and Timer/Counter3)" on page 112 and "8-bit Timer/Counter2 with PWM" on page 146. Note that this feature is not available in ATmega103 compatibility mode.

Figure 72. Output Compare Modulator, Block Diagram



When the modulator is enabled, the two Output Compare channels are modulated together as shown in the block diagram (Figure 72).

**Description** The Output Compare unit 1C and Output Compare unit 2 shares the PB7 port pin for output. The outputs of the Output Compare units (OC1C and OC2) overrides the normal PORTB7 Register when one of them is enabled (that is, when COMnx1:0 is not equal to zero). When both OC1C and OC2 are enabled at the same time, the modulator is automatically enabled.

The functional equivalent schematic of the modulator is shown on Figure 73. The schematic includes part of the Timer/Counter units and the Port B pin 7 output driver circuit.







When the modulator is enabled the type of modulation (logical AND or OR) can be selected by the PORTB7 Register. Note that the DDRB7 controls the direction of the port independent of the COMnx1:0 bit setting.

**Timing Example** Figure 74 illustrates the modulator in action. In this example the Timer/Counter1 is set to operate in fast PWM mode (non-inverted) and Timer/Counter2 uses CTC waveform mode with toggle Compare Output mode (COMnx1:0 = 1).





In this example, Timer/Counter2 provides the carrier, while the modulating signal is generated by the Output Compare unit C of the Timer/Counter1.

The resolution of the PWM signal (OC1C) is reduced by the modulation. The reduction factor is equal to the number of system clock cycles of one period of the carrier (OC2). In this example the resolution is reduced by a factor of two. The reason for the reduction is illustrated in Figure 74 at the second and third period of the PB7 output when PORTB7 equals zero. The period 2 high time is one cycle longer than the period three high time, but the result on the PB7 output is equal in both periods.



### SPI – Serial Peripheral Interface

The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the ATmega64 and peripheral devices or between several AVR devices. The ATmega64 SPI includes the following features:

- Full-duplex, Three-wire Synchronous Data Transfer
- Master or Slave Operation
- LSB First or MSB First Data Transfer
- Seven Programmable Bit Rates
- End of Transmission Interrupt Flag
- Write Collision Flag Protection
- Wake-up from Idle Mode
- Double Speed (CK/2) Master SPI Mode

Figure 75. SPI Block Diagram<sup>(1)</sup>



Note: 1. Refer to Figure 1 on page 2, and Table 30 on page 74 for SPI pin placement.

The interconnection between Master and Slave CPUs with SPI is shown in Figure 76. The system consists of two Shift Registers, and a Master clock generator. The SPI Master initiates the communication cycle when pulling low the Slave Select  $\overline{SS}$  pin of the desired Slave. Master and Slave prepare the data to be sent in their respective Shift Registers, and the Master generates the required clock pulses on the SCK line to interchange data. Data is always shifted from Master to Slave on the Master Out – Slave In, MOSI, line, and from Slave to Master on the Master In – Slave Out, MISO, line. After each data packet, the Master will synchronize the Slave by pulling high the Slave Select,  $\overline{SS}$ , line.

When configured as a Master, the SPI interface has no automatic control of the  $\overline{SS}$  line. This must be handled by user software before communication can start. When this is done, writing a byte to the SPI Data Register starts the SPI clock generator, and the hardware shifts the eight



bits into the Slave. After shifting one byte, the SPI clock generator stops, setting the end of transmission flag (SPIF). If the SPI interrupt enable bit (SPIE) in the SPCR Register is set, an interrupt is requested. The Master may continue to shift the next byte by writing it into SPDR, or signal the end of packet by pulling high the Slave Select,  $\overline{SS}$  line. The last incoming byte will be kept in the buffer register for later use.

When configured as a Slave, the SPI interface will remain sleeping with MISO tri-stated as long as the  $\overline{SS}$  pin is driven high. In this state, software may update the contents of the SPI Data Register, SPDR, but the data will not be shifted out by incoming clock pulses on the SCK pin until the  $\overline{SS}$  pin is driven low. As one byte has been completely shifted, the end of transmission flag, SPIF is set. If the SPI Interrupt Enable bit, SPIE, in the SPCR Register is set, an interrupt is requested. The Slave may continue to place new data to be sent into SPDR before reading the incoming data. The last incoming byte will be kept in the buffer register for later use.



Figure 76. SPI Master-Slave Interconnection

The system is single buffered in the transmit direction and double buffered in the receive direction. This means that bytes to be transmitted cannot be written to the SPI Data Register before the entire shift cycle is completed. When receiving data, however, a received character must be read from the SPI Data Register before the next character has been completely shifted in. Otherwise, the first byte is lost.

In SPI Slave mode, the control logic will sample the incoming signal of the SCK pin. To ensure correct sampling of the clock signal, the minimum low and high period should be:

Low periods: Longer than 2 CPU clock cycles.

High periods: Longer than 2 CPU clock cycles.

When the SPI is enabled, the data direction of the MOSI, MISO, SCK, and  $\overline{SS}$  pins is overridden according to Table 69. For more details on automatic port overrides, refer to "Alternate Port Functions" on page 71.

Pin	Direction, Master SPI	Direction, Slave SPI
MOSI	User Defined	Input
MISO	Input	User Defined
SCK	User Defined	Input
SS	User Defined	Input

Table 69. SPI Pin Overrides<sup>(1)</sup>

Note: 1. See "Alternate Functions of Port B" on page 74 for a detailed description of how to define the direction of the user defined SPI pins.



The following code examples show how to initialize the SPI as a Master and how to perform a simple transmission. DDR\_SPI in the examples must be replaced by the actual Data Direction Register controlling the SPI pins. DD\_MOSI, DD\_MISO and DD\_SCK must be replaced by the actual data direction bits for these pins. For example, if MOSI is placed on pin PB5, replace DD\_MOSI with DDB5 and DDR\_SPI with DDRB.

```
Assembly Code Example<sup>(1)</sup>
    SPI MasterInit:
      ; Set MOSI and SCK output, all others input
      ldi r17, (1<<DD_MOSI) | (1<<DD_SCK)
      out DDR SPI,r17
      ; Enable SPI, Master, set clock rate fck/16
      ldi
           r17,(1<<SPE) | (1<<MSTR) | (1<<SPR0)
      out
           SPCR,r17
      ret
    SPI MasterTransmit:
      ; Start transmission of data (r16)
      out SPDR, r16
    Wait_Transmit:
      ; Wait for transmission complete
      sbis SPSR, SPIF
      rjmp Wait Transmit
      ret
C Code Example<sup>(1)</sup>
    void SPI MasterInit(void)
    {
      /* Set MOSI and SCK output, all others input */
     DDR_SPI = (1<<DD_MOSI) | (1<<DD_SCK);
      /* Enable SPI, Master, set clock rate fck/16 */
      SPCR = (1<<SPE) | (1<<MSTR) | (1<<SPR0);</pre>
    }
    void SPI MasterTransmit(char cData)
    {
      /* Start transmission */
      SPDR = cData;
      /* Wait for transmission complete */
      while(!(SPSR & (1<<SPIF)))</pre>
        ;
    }
```

#### Note: 1. See "About Code Examples" on page 9.



The following code examples show how to initialize the SPI as a Slave and how to perform a simple reception.

```
Assembly Code Example<sup>(1)</sup>
    SPI_SlaveInit:
      ; Set MISO output, all others input
      ldi r17, (1<<DD_MISO)
      out DDR_SPI,r17
      ; Enable SPI
      ldi
           r17,(1<<SPE)
           SPCR,r17
      out
      ret
    SPI SlaveReceive:
      ; Wait for reception complete
      sbis SPSR,SPIF
      rjmp SPI SlaveReceive
      ; Read received data and return
            r16,SPDR
      in
      ret
C Code Example<sup>(1)</sup>
    void SPI_SlaveInit(void)
    {
      /* Set MISO output, all others input */
      DDR_SPI = (1<<DD_MISO);
      /* Enable SPI */
      SPCR = (1 < < SPE);
    }
    char SPI_SlaveReceive(void)
    {
      /* Wait for reception complete */
      while(!(SPSR & (1<<SPIF)))</pre>
        ;
      /* Return data register */
      return SPDR;
    }
```

Note: 1. See "About Code Examples" on page 9.



### SS Pin Functionality

Slave Mode	When the SPI is configured as a Slave, the Slave Select ( $\overline{SS}$ ) pin is always input. When $\overline{SS}$ is held low, the SPI is activated, and MISO becomes an output if configured so by the user. All other pins are inputs. When $\overline{SS}$ is driven high, all pins are inputs except MISO which can be user configured as an output, and the SPI is passive, which means that it will not receive incoming data. Note that the SPI logic will be reset once the $\overline{SS}$ pin is driven high. The $\overline{SS}$ pin is useful for packet/byte synchronization to keep the slave bit counter synchronous
	with the Master clock generator. When the $\overline{SS}$ pin is driven high, the SPI Slave will immediately reset the send and receive logic, and drop any partially received data in the Shift Register.
Master Mode	When the SPI is configured as a Master (MSTR in SPCR is set), the user can determine the direction of the $\overline{\text{SS}}$ pin.
	If $\overline{SS}$ is configured as an output, the pin is a general output pin which does not affect the SPI system. Typically, the pin will be driving the $\overline{SS}$ pin of the SPI Slave.
	If $\overline{SS}$ is configured as an input, it must be held high to ensure Master SPI operation. If the $\overline{SS}$ pin is driven low by peripheral circuitry when the SPI is configured as a Master with the $\overline{SS}$ pin defined as an input, the SPI system interprets this as another Master selecting the SPI as a Slave and starting to send data to it. To avoid bus contention, the SPI system takes the following actions:
	<ol> <li>The MSTR bit in SPCR is cleared and the SPI system becomes a Slave. As a result of the SPI becoming a Slave, the MOSI and SCK pins become inputs.</li> </ol>
	<ol><li>The SPIF flag in SPSR is set, and if the SPI interrupt is enabled, and the I-bit in SREG is set, the interrupt routine will be executed.</li></ol>
	Thus, when interrupt-driven SPI transmission is used in Master mode, and there exists a possibility that $\overline{SS}$ is driven low, the interrupt should always check that the MSTR bit is still set. If the MSTR bit has been cleared by a slave select, it must be set by the user to re-enable SPI Master

#### SPCR – SPI Control Register

Bit	7	6	5	4	3	2	1	0	_
0x0D (0x2D)	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	SPCR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – SPIE: SPI Interrupt Enable

This bit causes the SPI interrupt to be executed if SPIF bit in the SPSR Register is set and the if the Global Interrupt Enable bit in SREG is set.

#### • Bit 6 – SPE: SPI Enable

mode.

When the SPE bit is written to one, the SPI is enabled. This bit must be set to enable any SPI operations.

#### Bit 5 – DORD: Data Order

When the DORD bit is written to one, the LSB of the data word is transmitted first.

When the DORD bit is written to zero, the MSB of the data word is transmitted first.



#### • Bit 4 – MSTR: Master/Slave Select

This bit selects Master SPI mode when written to one, and Slave SPI mode when written logic zero. If  $\overline{SS}$  is configured as an input and is driven low while MSTR is set, MSTR will be cleared, and SPIF in SPSR will become set. The user will then have to set MSTR to re-enable SPI Master mode.

#### • Bit 3 – CPOL: Clock Polarity

When this bit is written to one, SCK is high when idle. When CPOL is written to zero, SCK is low when idle. Refer to Figure 77 and Figure 78 for an example. The CPOL functionality is summarized below:

#### Table 70. CPOL Functionality

CPOL	Leading Edge	Trailing Edge
0	Rising	Falling
1	Falling	Rising

#### • Bit 2 – CPHA: Clock Phase

The settings of the Clock Phase bit (CPHA) determine if data is sampled on the leading (first) or trailing (last) edge of SCK. Refer to Figure 77 and Figure 78 for an example. The CPHA functionality is summarized below:

#### Table 71. CPHA Functionality

СРНА	Leading Edge	Trailing Edge
0	Sample	Setup
1	Setup	Sample

#### • Bits 1, 0 – SPR1, SPR0: SPI Clock Rate Select 1 and 0

These two bits control the SCK rate of the device configured as a master. SPR1 and SPR0 have no effect on the slave. The relationship between SCK and the Oscillator Clock frequency  $f_{osc}$  is shown in Table 72.

SPI2X	SPR1	SPR0	SCK Frequency
0	0	0	f <sub>osc</sub> /4
0	0	1	f <sub>osc</sub> /16
0	1	0	f <sub>osc</sub> /64
0	1	1	f <sub>osc</sub> /128
1	0	0	f <sub>osc</sub> /2
1	0	1	f <sub>osc</sub> /8
1	1	0	f <sub>osc</sub> /32
1	1	1	f <sub>osc</sub> /64

Table 72. Relationship Between SCK and the Oscillator Frequency



#### SPSR – SPI Status Register



#### Bit 7 – SPIF: SPI Interrupt Flag

When a serial transfer is complete, the SPIF flag is set. An interrupt is generated if SPIE in SPCR is set and global interrupts are enabled. If  $\overline{SS}$  is an input and is driven low when the SPI is in Master mode, this will also set the SPIF flag. SPIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, the SPIF bit is cleared by first reading the SPI Status Register with SPIF set, then accessing the SPI Data Register (SPDR).

#### Bit 6 – WCOL: Write COLlision Flag

The WCOL bit is set if the SPI Data Register (SPDR) is written during a data transfer. The WCOL bit (and the SPIF bit) are cleared by first reading the SPI Status Register with WCOL set, and then accessing the SPI Data Register.

#### • Bit 5..1 - Res: Reserved Bits

These bits are reserved bits in the ATmega64 and will always read as zero.

#### Bit 0 – SPI2X: Double SPI Speed Bit

When this bit is written logic one the SPI speed (SCK Frequency) will be doubled when the SPI is in Master mode (see Table 72). This means that the minimum SCK period will be two CPU clock periods. When the SPI is configured as Slave, the SPI is only guaranteed to work at  $f_{osc}/4$  or lower.

The SPI interface on the ATmega64 is also used for program memory and EEPROM downloading or uploading. See page 305 for SPI Serial Programming and verification.

#### SPDR – SPI Data Register



The SPI Data Register is a read/write register used for data transfer between the Register File and the SPI Shift Register. Writing to the register initiates data transmission. Reading the register causes the Shift Register Receive buffer to be read.



### **Data Modes**

There are four combinations of SCK phase and polarity with respect to serial data, which are determined by control bits CPHA and CPOL. The SPI data transfer formats are shown in Figure 77 and Figure 78. Data bits are shifted out and latched in on opposite edges of the SCK signal, ensuring sufficient time for data signals to stabilize. This is clearly seen by summarizing Table 70 and Table 71, as done below:

Table 73. Cl	POL and CPHA	Functionality
--------------	--------------	---------------

	Leading Edge	Trailing Edge	SPI Mode
CPOL = 0, CPHA = 0	Sample (Rising)	Setup (Falling)	0
CPOL = 0, CPHA = 1	Setup (Rising)	Sample (Falling)	1
CPOL = 1, CPHA = 0	Sample (Falling)	Setup (Rising)	2
CPOL = 1, CPHA = 1	Setup (Falling)	Sample (Rising)	3





Figure 78. SPI Transfer Format with CPHA = 1





### USART

The Universal Synchronous and Asynchronous serial Receiver and Transmitter (USART) is a highly flexible serial communication device. The main features are:

- Full Duplex Operation (Independent Serial Receive and Transmit Registers)
- Asynchronous or Synchronous Operation
- Master or Slave Clocked Synchronous Operation
- High Resolution Baud Rate Generator
- Supports Serial Frames with 5, 6, 7, 8, or 9 Data Bits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data OverRun Detection
- Framing Error Detection
- Noise Filtering Includes False Start Bit Detection and Digital Low Pass Filter
- Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete
- Multi-processor Communication Mode
- Double Speed Asynchronous Communication Mode

Dual USARTThe ATmega64 has two USART's, USART0 and USART1. The functionality for both USART's is<br/>described below. USART0 and USART1 have different I/O Registers as shown in "Register<br/>Summary" on page 370. Note that in ATmega103 compatibility mode, USART1 is not available,<br/>neither is the UBRR0H or UCRS0C registers. This means that in ATmega103 compatibility<br/>mode, the ATmega64 supports asynchronous operation of USART0 only.

**Overview** A simplified block diagram of the USART Transmitter is shown in Figure 79. CPU accessible I/O Registers and I/O pins are shown in bold.

Figure 79. USART Block Diagram<sup>(1)</sup>



Note: 1. Refer to Figure 1 on page 2, Table 36 on page 78, and Table 39 on page 81 for USART pin placement.



The dashed boxes in the block diagram separate the three main parts of the USART (listed from the top): Clock generator, Transmitter and Receiver. Control registers are shared by all units. The Clock Generation logic consists of synchronization logic for external clock input used by synchronous slave operation, and the baud rate generator. The XCK (Transfer Clock) pin is only used by synchronous transfer mode. The Transmitter consists of a single write buffer, a serial Shift Register, Parity Generator and Control Logic for handling different serial frame formats. The write buffer allows a continuous transfer of data without any delay between frames. The Receiver is the most complex part of the USART module due to its clock and data recovery units. The recovery units are used for asynchronous data reception. In addition to the recovery units, the Receiver includes a Parity Checker, Control Logic, a Shift Register and a two level receive buffer (UDRn). The Receiver supports the same frame formats as the Transmitter, and can detect Frame Error, Data OverRun and Parity Errors.

AVR USART vs. AVR The USART is fully compatible with the AVR UART regarding:

**UART – Compatibility** 

- Bit locations inside all USART Registers
- Baud Rate Generation.
- Transmitter Operation. .
- Transmit Buffer Functionality.
- Receiver Operation.

However, the receive buffering has two improvements that will affect the compatibility in some special cases:

- A second buffer register has been added. The two buffer registers operate as a circular FIFO buffer. Therefore the UDRn must only be read once for each incoming data! More important is the fact that the error flags (FEn and DORn) and the ninth data bit (RXB8n) are buffered with the data in the receive buffer. Therefore the status bits must always be read before the UDRn Register is read. Otherwise the error status will be lost since the buffer state is lost.
- The Receiver Shift Register can now act as a third buffer level. This is done by allowing the received data to remain in the serial Shift Register (see Figure 79) if the buffer registers are full, until a new start bit is detected. The USART is therefore more resistant to Data Over Run (DORn) error conditions.

The following control bits have changed name, but have same functionality and register location:

- CHR9 is changed to UCSZn2.
- OR is changed to DORn.
- **Clock Generation** The Clock Generation logic generates the base clock for the Transmitter and Receiver. The USART supports four modes of clock operation: Normal asynchronous, Double Speed asynchronous, Master synchronous and Slave synchronous mode. The UMSELn bit in USART Control and Status Register n C (UCSRnC) selects between asynchronous and synchronous operation. Double Speed (asynchronous mode only) is controlled by the U2Xn found in the UCSRnB Register. When using synchronous mode (UMSELn = 1), the Data Direction Register for the XCK pin (DDR\_XCK) controls whether the clock source is internal (Master mode) or external (Slave mode). The XCK pin is only active when using synchronous mode.

Figure 80 shows a block diagram of the Clock Generation logic.







Signal description:

txclk Transmitter clock (Internal Signal).

rxclk Receiver base clock (Internal Signal).

- xcki Input from XCK pin (internal Signal). Used for synchronous slave operation.
- **xcko** Clock output to XCK pin (Internal Signal). Used for synchronous master operation.
- fosc XTAL pin frequency (System Clock).

Internal Clock Generation – The Baud Rate Generator

Internal clock generation is used for the asynchronous and the synchronous master modes of operation. The description in this section refers to Figure 80.

The USART Baud Rate Register n (UBRRn) and the down-counter connected to it function as a programmable prescaler or baud rate generator. The down-counter, running at system clock ( $f_{OSC}$ ), is loaded with the UBRRn value each time the counter has counted down to zero or when the UBRRnL Register is written. A clock is generated each time the counter reaches zero. This clock is the baud rate generator clock output (=  $f_{OSC}/(UBRRn+1)$ ). The transmitter divides the baud rate generator clock output by 2, 8, or 16 depending on mode. The baud rate generator output is used directly by the receiver's clock and data recovery units. However, the recovery units use a state machine that uses 2, 8 or 16 states depending on mode set by the state of the UMSELn, U2Xn and DDR\_XCK bits.

Table 74 contains equations for calculating the baud rate (in bits per second) and for calculating the UBRRn value for each mode of operation using an internally generated clock source.



Operating Mode	Equation for Calculating Baud Rate <sup>(1)</sup>	Equation for Calculating UBRR Value
Asynchronous Normal mode (U2Xn = 0)	$BAUD = \frac{f_{OSC}}{16(UBRR + 1n)}$	$UBRRn = \frac{f_{OSC}}{16BAUD} - 1$
Asynchronous Double Speed mode (U2Xn = 1)	$BAUD = \frac{f_{OSC}}{8(UBRRn+1)}$	$UBRRn = \frac{f_{OSC}}{8BAUD} - 1$
Synchronous Master mode	$BAUD = \frac{f_{OSC}}{2(UBRR + 1n)}$	$UBRRn = \frac{f_{OSC}}{2BAUD} - 1$

Table 74		10 × Co	ممتلمانيما	Doud	Data	Deviator Catting	
Table 74.	Equations	ior Ca	iculating	Dauu	Rale	Register Setting	

Note: 1. The baud rate is defined to be the transfer rate in bit per second (bps).

**BAUD** Baud rate (in bits per second, bps)

fosc System Oscillator clock frequency

**UBRR** Contents of the UBRRnH and UBRRnL Registers, (0 - 4095)

Some examples of UBRRn values for some system clock frequencies are found in Table 82 on page 194 to Table 85 on page 197.

Double SpeedThe transfer rate can be doubled by setting the U2Xn bit in UCSRnB. Setting this bit only has<br/>effect for the asynchronous operation. Set this bit to zero when using synchronous operation.

Setting this bit will reduce the divisor of the baud rate divider from 16 to 8, effectively doubling the transfer rate for asynchronous communication. Note however that the Receiver will in this case only use half the number of samples (reduced from 16 to 8) for data sampling and clock recovery, and therefore a more accurate baud rate setting and system clock are required when this mode is used. For the Transmitter, there are no downsides.

**External Clock** External clocking is used by the synchronous slave modes of operation. The description in this section refers to Figure 80 for details.

External clock input from the XCK pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process introduces a two CPU clock period delay and therefore the maximum external XCK clock frequency is limited by the following equation:

$$f_{XCK} < \frac{f_{OSC}}{4}$$

Note that f<sub>osc</sub> depends on the stability of the system clock source. It is therefore recommended to add some margin to avoid possible loss of data due to frequency variations.

Synchronous ClockWhen synchronous mode is used (UMSELn = 1), the XCK pin will be used as either clock input<br/>(Slave) or clock output (Master). The dependency between the clock edges and data sampling<br/>or data change is the same. The basic principle is that data input (on RxD) is sampled at the<br/>opposite XCK clock edge of the edge the data output (TxD) is changed.



#### Figure 81. Synchronous Mode XCK Timing



The UCPOLn bit UCRSnC selects which XCK clock edge is used for data sampling and which is used for data change. As Figure 81 shows, when UCPOLn is zero the data will be changed at rising XCK edge and sampled at falling XCK edge. If UCPOLn is set, the data will be changed at falling XCK edge and sampled at rising XCK edge.

### **Frame Formats**

A serial frame is defined to be one character of data bits with synchronization bits (start and stop bits), and optionally a parity bit for error checking. The USART accepts all 30 combinations of the following as valid frame formats:

- 1 start bit
- 5, 6, 7, 8, or 9 data bits
- no, even or odd parity bit
- 1 or 2 stop bits

A frame starts with the start bit followed by the least significant data bit. Then the next data bits, up to a total of nine, are succeeding, ending with the most significant bit. If enabled, the parity bit is inserted after the data bits, before the stop bits. When a complete frame is transmitted, it can be directly followed by a new frame, or the communication line can be set to an idle (high) state. Figure 82 illustrates the possible combinations of the frame formats. Bits inside brackets are optional.





- **St** Start bit, always low.
- (n) Data bits (0 to 8).
- P Parity bit. Can be odd or even.
- **Sp** Stop bit, always high.
- **IDLE** No transfers on the communication line (RxD or TxD). An IDLE line must be high.

The frame format used by the USART is set by the UCSZn2:0, UPMn1:0 and USBSn bits in UCSRnB and UCSRnC. The Receiver and Transmitter use the same setting. Note that changing



the setting of any of these bits will corrupt all ongoing communication for both the Receiver and Transmitter.

The USART Character Size (UCSZn2:0) bits select the number of data bits in the frame. The USART Parity mode (UPMn1:0) bits enable and set the type of parity bit. The selection between one or two stop bits is done by the USART Stop Bit Select n (USBSn) bit. The receiver ignores the second stop bit. An FEn (Frame Error n) will therefore only be detected in the cases where the first stop bit is zero.

**Parity Bit Calculation** The parity bit is calculated by doing an exclusive-or of all the data bits. If odd parity is used, the result of the exclusive or is inverted. The relation between the parity bit and data bits is as follows::

$$\begin{array}{l} P_{even} = d_{n-1} \oplus \ldots \oplus d_3 \oplus d_2 \oplus d_1 \oplus d_0 \oplus 0 \\ P_{odd} = d_{n-1} \oplus \ldots \oplus d_3 \oplus d_2 \oplus d_1 \oplus d_0 \oplus 1 \end{array}$$

Peven Parity bit using even parity

Podd Parity bit using odd parity

**d**<sub>n</sub> Data bit n of the character

If used, the parity bit is located between the last data bit and first stop bit of a serial frame.

**USART** Initialization The USART has to be initialized before any communication can take place. The initialization process normally consists of setting the baud rate, setting frame format and enabling the Transmitter or the Receiver depending on the usage. For interrupt driven USART operation, the Global Interrupt Flag should be cleared (and interrupts globally disabled) when doing the initialization.

Before doing a re-initialization with changed baud rate or frame format, be sure that there are no ongoing transmissions during the period the registers are changed. The TXCn flag can be used to check that the Transmitter has completed all transfers, and the RXCn flag can be used to check that there are no unread data in the receive buffer. Note that the TXCn flag must be cleared before each transmission (before UDRn is written) if it is used for this purpose.

The following simple USART initialization code examples show one assembly and one C function that are equal in functionality. The examples assume asynchronous operation using polling (no interrupts enabled) and a fixed frame format. The baud rate is given as a function parameter. For the assembly code, the baud rate parameter is assumed to be stored in the r17:r16 registers.



```
Assembly Code Example<sup>(1)</sup>
   USART_Init:
      ; Set baud rate
      out UBRRnH, r17
      out UBRRnL, r16
      ; Enable receiver and transmitter
      ldi
           r16, (1<<RXENn) | (1<<TXENn)
      out UCSRnB, r16
      ; Set frame format: 8data, 2stop bit
      ldi r16, (1<<USBSn) | (3<<UCSZn0)
           UCSRnC,r16
      out
      ret
C Code Example<sup>(1)</sup>
    #define FOSC 1843200// Clock Speed
    #define BAUD 9600
    #define MYUBRR FOSC/16/BAUD-1
   void main( void )
    {
      . . .
     USART Init ( MYUBRR );
      . . .
    }
   void USART_Init( unsigned int ubrr )
    {
      /* Set baud rate */
     UBRRnH = (unsigned char) (ubrr>>8);
     UBRRnL = (unsigned char)ubrr;
      /* Enable receiver and transmitter */
     UCSRnB = (1<<RXENn) | (1<<TXENn);
      /* Set frame format: 8data, 2stop bit */
      UCSRnC = (1<<USBSn) | (3<<UCSZn0);
    }
```

Note: 1. See "About Code Examples" on page 9.

More advanced initialization routines can be made that include frame format as parameters, disable interrupts and so on. However, many applications use a fixed setting of the baud and control registers, and for these types of applications the initialization code can be placed directly in the main routine, or be combined with initialization code for other I/O modules.



### Data Transmission The USART Transmitter is enabled by setting the *Transmit Enable* (TXENn) bit in the UCSRnB Register. When the Transmitter is enabled, the normal port operation of the TxD pin is overridden by the USART and given the function as the transmitter's serial output. The baud rate, mode of operation and frame format must be set up once before doing any transmissions. If synchronous operation is used, the clock on the XCK pin will be overridden and used as transmission clock.

Sending Frames with 5 to 8 Data Bits A data transmission is initiated by loading the transmit buffer with the data to be transmitted. The CPU can load the transmit buffer by writing to the UDRn I/O location. The buffered data in the transmit buffer will be moved to the Shift Register when the Shift Register is ready to send a new frame. The Shift Register is loaded with new data if it is in idle state (no ongoing transmission) or immediately after the last stop bit of the previous frame is transmitted. When the Shift Register is loaded with new data, it will transfer one complete frame at the rate given by the baud register, U2Xn bit or by XCK depending on mode of operation.

The following code examples show a simple USART transmit function based on polling of the *Data Register Empty* (UDREn) flag. When using frames with less than eight bits, the most significant bits written to the UDRn are ignored. The USART has to be initialized before the function can be used. For the assembly code, the data to be sent is assumed to be stored in register R16

```
Assembly Code Example<sup>(1)</sup>
```

```
USART_Transmit:
    ; Wait for empty transmit buffer
    sbis UCSRnA,UDREn
    rjmp USART_Transmit
    ; Put data (r16) into buffer, sends the data
    out UDRn,r16
    ret
```

```
C Code Example<sup>(1)</sup>
```

```
void USART_Transmit( unsigned char data )
{
    /* Wait for empty transmit buffer */
    while ( !( UCSRnA & (1<<UDREn)) )
        ;
    /* Put data into buffer, sends the data */
    UDRn = data;
}</pre>
```

Note:

e: 1. See "About Code Examples" on page 9.

For I/O Registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

The function simply waits for the transmit buffer to be empty by checking the UDREn flag, before loading it with new data to be transmitted. If the Data Register Empty Interrupt is utilized, the interrupt routine writes the data into the buffer.



#### Sending Frames with 9 Data Bits

If 9-bit characters are used (UCSZn = 7), the ninth bit must be written to the TXB8n bit in UCSRnB before the low byte of the character is written to UDRn. The following code examples show a transmit function that handles 9-bit characters. For the assembly code, the data to be sent is assumed to be stored in registers r17:r16.

```
Assembly Code Example<sup>(1)</sup>
    USART Transmit:
      ; Wait for empty transmit buffer
      sbis UCSRnA, UDREn
      rjmp USART Transmit
      ; Copy ninth bit from r17 to TXB8
      cbi
           UCSRnB,TXB8n
      sbrc r17,0
      sbi
           UCSRnB, TXB8n
      ; Put LSB data (r16) into buffer, sends the data
      out
           UDRn,r16
      ret
C Code Example<sup>(1)</sup>
    void USART_Transmit( unsigned int data )
      /* Wait for empty transmit buffer */
      while ( !( UCSRnA & (1<<UDREn)) )</pre>
            ;
      /* Copy ninth bit to TXB8 */
      UCSRnB &= ~(1<<TXB8n);
      if ( data & 0x0100 )
        UCSRnB \mid = (1 < < TXB8n);
      /* Put data into buffer, sends the data */
      UDRn = data;
    }
```

These transmit functions are written to be general functions. They can be optimized if the contents of the UCSRnB is static. For example, only the TXB8n bit of the UCSRnB Register is used after initialization.
 For I/O Registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

The ninth bit can be used for indicating an address frame when using Multi-processor Communication mode or for other protocol handling as for example synchronization.



# Transmitter Flags and<br/>InterruptsThe USART Transmitter has two flags that indicate its state: USART Data Register Empty<br/>(UDREn) and Transmit Complete (TXCn). Both flags can be used for generating interrupts.

The Data Register Empty (UDREn) flag indicates whether the transmit buffer is ready to receive new data. This bit is set when the transmit buffer is empty, and cleared when the transmit buffer contains data to be transmitted that has not yet been moved into the Shift Register. For compatibility with future devices, always write this bit to zero when writing the UCSRnA Register.

When the Data Register empty Interrupt Enable (UDRIEn) bit in UCSRnB is written to one, the USART Data Register Empty Interrupt will be executed as long as UDREn is set (provided that global interrupts are enabled). UDREn is cleared by writing UDRn. When interrupt-driven data transmission is used, the Data Register Empty Interrupt routine must either write new data to UDRn in order to clear UDREn or disable the Data Register Empty Interrupt, otherwise a new interrupt will occur once the interrupt routine terminates.

The Transmit Complete n (TXCn) flag bit is set one when the entire frame in the Transmit Shift Register has been shifted out and there are no new data currently present in the transmit buffer. The TXCn flag bit is automatically cleared when a transmit complete interrupt is executed, or it can be cleared by writing a one to its bit location. The TXCn flag is useful in half-duplex communication interfaces (like the RS-485 standard), where a transmitting application must enter Receive mode and free the communication bus immediately after completing the transmission.

When the Transmit Compete Interrupt Enable (TXCIEn) bit in UCSRnB is set, the USART Transmit Complete Interrupt will be executed when the TXCn flag becomes set (provided that global interrupts are enabled). When the transmit complete interrupt is used, the interrupt handling routine does not have to clear the TXCn flag, this is done automatically when the interrupt is executed.

# Parity Generator The Parity Generator calculates the parity bit for the serial frame data. When parity bit is enabled (UPMn1 = 1), the Transmitter Control logic inserts the parity bit between the last data bit and the first stop bit of the frame that is sent.

Disabling the<br/>TransmitterThe disabling of the Transmitter (setting the TXENn to zero) will not become effective until ongo-<br/>ing and pending transmissions are completed, that is, when the Transmit Shift Register and<br/>Transmit Buffer Register do not contain data to be transmitted. When disabled, the transmitter<br/>will no longer override the TxD pin.


# Data Reception –<br/>The USART<br/>ReceiverThe USART Receiver is enabled by writing the Receive Enable n (RXENn) bit in the UCSRnB<br/>Register to one. When the Receiver is enabled, the normal pin operation of the RxD pin is over-<br/>ridden by the USART and given the function as the receiver's serial input. The baud rate, mode<br/>of operation and frame format must be set up once before any serial reception can be done. If<br/>synchronous operation is used, the clock on the XCK pin will be used as transfer clock.

**Receiving Frames with 5 to 8 Data Bits** The Receiver starts data reception when it detects a valid start bit. Each bit that follows the start bit will be sampled at the baud rate or XCK clock, and shifted into the Receive Shift Register until the first stop bit of a frame is received. A second stop bit will be ignored by the Receiver. When the first stop bit is received, that is, a complete serial frame is present in the Receive Shift Register, the contents of the Shift Register will be moved into the receive buffer. The receive buffer can then be read by reading the UDRn I/O location.

The following code example shows a simple USART receive function based on polling of the Receive Complete n (RXCn) flag. When using frames with less than eight bits the most significant bits of the data read from the UDRn will be masked to zero. The USART has to be initialized before the function can be used.

```
Assembly Code Example<sup>(1)</sup>
   USART Receive:
      ; Wait for data to be received
      sbis UCSRnA, RXCn
      rjmp USART Receive
      ; Get and return received data from buffer
            r16, UDRn
      in
      ret
C Code Example<sup>(1)</sup>
   unsigned char USART_Receive( void )
    {
      /* Wait for data to be received */
      while ( !(UCSRnA & (1<<RXCn)) )</pre>
            ;
      /* Get and return received data from buffer */
      return UDRn;
    }
```

Note: 1. See "About Code Examples" on page 9.

The function simply waits for data to be present in the receive buffer by checking the RXCn flag, before reading the buffer and returning the value.



#### Receiving Frames with 9 Data Bits

If 9-bit characters are used (UCSZn=7) the ninth bit must be read from the RXB8n bit in UCSRnB **before** reading the low bits from the UDR. This rule applies to the FEn, DORn, and UPE status flags as well. Read status from UCSRnA, then data from UDRn. Reading the UDRn I/O location will change the state of the receive buffer FIFO and consequently the TXB8n, FEn, DORn, and UPEn bits, which all are stored in the FIFO, will change. The following code example shows a simple USART receive function that handles both nine bit characters and the status bits.

```
Assembly Code Example<sup>(1)</sup>
   USART Receive:
      ; Wait for data to be received
      sbis UCSRnA, RXCn
      rjmp USART Receive
      ; Get status and ninth bit, then data from buffer
      in
           r18, UCSRnA
           r17, UCSRnB
      in
           r16, UDRn
      in
      ; If error, return -1
      andi r18, (1<<FEn) | (1<<DORn) | (1<<UPEn)
      breq USART_ReceiveNoError
      ldi r17, HIGH(-1)
      ldi
          r16, LOW(-1)
    USART_ReceiveNoError:
      ; Filter the ninth bit, then return
      lsr r17
      andi r17, 0x01
      ret
C Code Example<sup>(1)</sup>
   unsigned int USART Receive( void )
     unsigned char status, resh, resl;
      /* Wait for data to be received */
      while ( !(UCSRnA & (1<<RXCn)) )</pre>
            ;
      /* Get status and ninth bit, then data */
      /* from buffer */
      status = UCSRnA;
      resh = UCSRnB;
      resl = UDRn;
      /* If error, return -1 */
      if ( status & (1<<FEn) | (1<<DORn) | (1<<UPEn) )
       return -1;
      /* Filter the ninth bit, then return */
      resh = (resh >> 1) & 0x01;
```

Note: 1. See "About Code Examples" on page 9.

return ((resh << 8) | resl);</pre>

}



The receive function example reads all the I/O Registers into the Register File before any computation is done. This gives an optimal receive buffer utilization since the buffer location read will be free to accept new data as early as possible.

Receive Compete Flag The USART Receiver has one flag that indicates the receiver state.

The Receive Complete n (RXCn) flag indicates if there are unread data present in the receive buffer. This flag is one when unread data exist in the receive buffer, and zero when the receive buffer is empty (that is, does not contain any unread data). If the receiver is disabled (RXENn = 0), the receive buffer will be flushed and consequently the RXCn bit will become zero.

When the Receive Complete Interrupt Enable n (RXCIEn) in UCSRnB is set, the USART Receive Complete Interrupt will be executed as long as the RXCn flag is set (provided that global interrupts are enabled). When interrupt-driven data reception is used, the receive complete routine must read the received data from UDRn in order to clear the RXCn flag, otherwise a new interrupt will occur once the interrupt routine terminates.

**Receiver Error Flags** The USART Receiver has three error flags: Frame Error n (FEn), Data OverRun n (DORn) and USART Parity Error n (UPEn). All can be accessed by reading UCSRnA. Common for the error flags is that they are located in the receive buffer together with the frame for which they indicate the error status. Due to the buffering of the error flags, the UCSRnA must be read before the receive buffer (UDRn), since reading the UDRn I/O location changes the buffer read location. Another equality for the error flags is that they can not be altered by software doing a write to the flag location. However, all flags must be set to zero when the UCSRnA is written for upward compatibility of future USART implementations. None of the error flags can generate interrupts.

The Frame Error n (FEn) flag indicates the state of the first stop bit of the next readable frame stored in the receive buffer. The FEn flag is zero when the stop bit was correctly read (as one), and the FEn flag will be one when the stop bit was incorrect (zero). This flag can be used for detecting out-of-sync conditions, detecting break conditions and protocol handling. The FEn flag is not affected by the setting of the USBSn bit in UCSRnC since the Receiver ignores all, except for the first, stop bits. For compatibility with future devices, always set this bit to zero when writing to UCSRnA.

The Data OverRun n (DORn) flag indicates data loss due to a receiver buffer full condition. A Data OverRun occurs when the receive buffer is full (two characters), it is a new character waiting in the Receive Shift Register, and a new start bit is detected. If the DORn flag is set there was one or more serial frame lost between the frame last read from UDRn, and the next frame read from UDRn. For compatibility with future devices, always write this bit to zero when writing to UCSRnA. The DORn flag is cleared when the frame received was successfully moved from the Shift Register to the receive buffer.

The USART Parity Error n (UPEn) flag indicates that the next frame in the receive buffer had a Parity Error when received. If parity check is not enabled the UPEn bit will always be read zero. For compatibility with future devices, always set this bit to zero when writing to UCSRnA. For more details see "Parity Bit Calculation" on page 176 and "Parity Checker" on page 183.

Parity CheckerThe Parity Checker is active when the high USART Parity mode (UPMn1) bit is set. Type of parity check to be performed (odd or even) is selected by the UPMn0 bit. When enabled, the Parity Checker calculates the parity of the data bits in incoming frames and compares the result with the parity bit from the serial frame. The result of the check is stored in the receive buffer together with the received data and stop bits. The Parity Error n (UPEn) flag can then be read by software to check if the frame had a Parity Error.

The UPEn bit is set if the next character that can be read from the receive buffer had a Parity Error when received and the parity checking was enabled at that point (UPMn1 = 1). This bit is valid until the receive buffer (UDRn) is read.



and Interrupt

**Disabling the Receiver** In contrast to the Transmitter, disabling of the Receiver will be immediate. Data from ongoing receptions will therefore be lost. When disabled (that is, the RXENn is set to zero) the receiver will no longer override the normal function of the RxD port pin. The receiver buffer FIFO will be flushed when the Receiver is disabled. Remaining data in the buffer will be lost

Flushing the Receive Buffer

The receiver buffer FIFO will be flushed when the Receiver is disabled, that is, the buffer will be emptied of its contents. Unread data will be lost. If the buffer has to be flushed during normal operation, due to for instance an error condition, read the UDRn I/O location until the RXCn flag is cleared. The following code examples show how to flush the receive buffer.

Assembly Code Example <sup>(1)</sup>
USART_Flush:
sbis UCSRnA, RXCn
ret
in r16, UDRn
rjmp USART_Flush
C Code Example <sup>(1)</sup>
<pre>void USART_Flush( void )</pre>
{
unsigned char dummy;
<pre>while ( UCSRnA &amp; (1&lt;<rxcn) )="" dummy="UDRn;&lt;/pre"></rxcn)></pre>
}

Note: 1. See "About Code Examples" on page 9.

Asynchronous Data Reception The USART includes a clock recovery and a data recovery unit for handling asynchronous data reception. The clock recovery logic is used for synchronizing the internally generated baud rate clock to the incoming asynchronous serial frames at the RxD pin. The data recovery logic samples and low pass filters each incoming bit, thereby improving the noise immunity of the Receiver. The asynchronous reception operational range depends on the accuracy of the internal baud rate clock, the rate of the incoming frames, and the frame size in number of bits.

Asynchronous Clock The Clock Recovery logic synchronizes internal clock to the incoming serial frames. Figure 83 illustrates the sampling process of the start bit of an incoming frame. The sample rate is 16 times the baud rate for Normal mode, and eight times the baud rate for Double Speed mode. The horizontal arrows illustrate the synchronization variation due to the sampling process. Note the larger time variation when using the Double Speed mode (U2Xn = 1) of operation. Samples denoted zero are samples done when the RxD line is idle (that is, no communication activity).

#### Figure 83. Start Bit Sampling



When the Clock Recovery logic detects a high (idle) to low (start) transition on the RxD line, the start bit detection sequence is initiated. Let sample 1 denote the first zero-sample as shown in



the figure. The Clock Recovery logic then uses samples 8, 9 and 10 for Normal mode, and samples 4, 5 and 6 for Double Speed mode (indicated with sample numbers inside boxes on the figure), to decide if a valid start bit is received. If two or more of these three samples have logical high levels (the majority wins), the start bit is rejected as a noise spike and the Receiver starts looking for the next high to low-transition. If however, a valid start bit is detected, the clock recovery logic is synchronized and the data recovery can begin. The synchronization process is repeated for each start bit.

#### Asynchronous Data Recovery

When the receiver clock is synchronized to the start bit, the data recovery can begin. The data recovery unit uses a state machine that has 16 states for each bit in Normal mode and eight states for each bit in Double Speed mode. Figure 84 shows the sampling of the data bits and the parity bit. Each of the samples is given a number that is equal to the state of the recovery unit.



Figure 84. Sampling of Data and Parity Bit

The decision of the logic level of the received bit is taken by doing a majority voting of the logic value to the three samples in the center of the received bit. The center samples are emphasized on the figure by having the sample number inside boxes. The majority voting process is done as follows: If two or all three samples have high levels, the received bit is registered to be a logic 1. If two or all three samples have low levels, the received bit is registered to be a logic 0. This majority voting process acts as a low pass filter for the incoming signal on the RxD pin. The recovery process is then repeated until a complete frame is received. Including the first stop bit. Note that the receiver only uses the first stop bit of a frame. Figure 85 shows the sampling of the stop bit and the earliest possible beginning of the start bit of the next frame.

Figure 85. Stop Bit Sampling and Next Start Bit Sampling



The same majority voting is done to the stop bit as done for the other bits in the frame. If the stop bit is registered to have a logic 0 value, the Frame Error n (FEn) flag will be set.

A new high to low transition indicating the start bit of a new frame can come right after the last of the bits used for majority voting. For Normal Speed mode, the first low level sample can be at point marked (A) in Figure 85. For Double Speed mode the first low level must be delayed to (B). (C) marks a stop bit of full length. The early start bit detection influences the operational range of the Receiver.



#### Asynchronous Operational Range

The operational range of the Receiver is dependent on the mismatch between the received bit rate and the internally generated baud rate. If the Transmitter is sending frames at too fast or too slow bit rates, or the internally generated baud rate of the receiver does not have a similar (see Table 75) base frequency, the Receiver will not be able to synchronize the frames to the start bit.

The following equations can be used to calculate the ratio of the incoming data rate and internal receiver baud rate.

$$R_{slow} = \frac{(D+1)S}{S-1+D\cdot S+S_F} \qquad R_{fast} = \frac{(D+2)S}{(D+1)S+S_M}$$

- **D** Sum of character size and parity size (D = 5 to 10 bit)
- **S** Samples per bit. S = 16 for Normal Speed mode and S = 8 for Double Speed mode.
- **S**<sub>F</sub> First sample number used for majority voting.  $S_F = 8$  for Normal Speed and  $S_F = 4$  for Double Speed mode.
- $S_M$  Middle sample number used for majority voting.  $S_M = 9$  for Normal Speed and  $S_M = 5$  for Double Speed mode.
- R<sub>slow</sub> is the ratio of the slowest incoming data rate that can be accepted in relation to the receiver baud rate. R<sub>fast</sub> is the ratio of the fastest incoming data rate that can be accepted in relation to the receiver baud rate.

Table 75 and Table 76 list the maximum Receiver baud rate error that can be tolerated. Note that Normal Speed mode has higher toleration of baud rate variations.



D # (Data+Parity Bit)	R <sub>slow</sub> (%)	R <sub>fast</sub> (%)	Max Total Error (%)	Recommended Max Receiver Error (%)
5	93.20	106.67	+6.67/-6.8	±3.0
6	94.12	105.79	+5.79/-5.88	±2.5
7	94.81	105.11	+5.11/-5.19	±2.0
8	95.36	104.58	+4.58/-4.54	±2.0
9	95.81	104.14	+4.14/-4.19	±1.5
10	96.17	103.78	+3.78/-3.83	±1.5

**Table 75.** Recommended Maximum Receiver Baud Rate Error for Normal Speed Mode (U2Xn= 0)

**Table 76.** Recommended Maximum Receiver Baud Rate Error for Double Speed Mode (U2Xn = 1)

D # (Data+Parity Bit)	R <sub>slow</sub> (%)	R <sub>fast</sub> (%)	Max Total Error (%)	Recommended Max Receiver Error (%)
5	94.12	105.66	+5.66/-5.88	±2.5
6	94.92	104.92	+4.92/-5.08	±2.0
7	95.52	104.35	+4.35/-4.48	±1.5
8	96.00	103.90	+3.90/-4.00	±1.5
9	96.39	103.53	+3.53/-3.61	±1.5
10	96.70	103.23	+3.23/-3.30	±1.0

The recommendations of the maximum receiver baud rate error was made under the assumption that the Receiver and Transmitter equally divides the maximum total error.

There are two possible sources for the receivers baud rate error. The receiver's system clock (XTAL) will always have some minor instability over the supply voltage range and the temperature range. When using a crystal to generate the system clock, this is rarely a problem, but for a resonator the system clock may differ more than 2% depending of the resonators tolerance. The second source for the error is more controllable. The baud rate generator can not always do an exact division of the system frequency to get the baud rate wanted. In this case an UBRR value that gives an acceptable low error can be used if possible.

Multi-processor
 Communication
 Mode
 Setting the Multi-processor Communication mode n (MPCMn) bit in UCSRnA enables a filtering function of incoming frames received by the USART Receiver. Frames that do not contain address information will be ignored and not put into the receive buffer. This effectively reduces the number of incoming frames that has to be handled by the CPU, in a system with multiple MCUs that communicate via the same serial bus. The Transmitter is unaffected by the MPCMn setting, but has to be used differently when it is a part of a system utilizing the Multi-processor Communication mode.

If the Receiver is set up to receive frames that contain five to eight data bits, then the first stop bit indicates if the frame contains data or address information. If the receiver is set up for frames with nine data bits, then the ninth bit (RXB8n) is used for identifying address and data frames. When the frame type bit (the first stop or the ninth bit) is one, the frame contains an address. When the frame type bit is zero the frame is a data frame.

The Multi-processor Communication mode enables several Slave MCUs to receive data from a Master MCU. This is done by first decoding an address frame to find out which MCU has been



addressed. If a particular Slave MCU has been addressed, it will receive the following data frames as normal, while the other slave MCUs will ignore the received frames until another address frame is received.

Using MPCM

For an MCU to act as a Master MCU, it can use a 9-bit character frame format (UCSZn = 7). The ninth bit (TXB8n) must be set when an address frame (TXB8n = 1) or cleared when a data frame (TXBn = 0) is being transmitted. The Slave MCUs must in this case be set to use a 9-bit character frame format.

The following procedure should be used to exchange data in Multi-processor Communication mode:

- All Slave MCUs are in Multi-processor Communication mode (MPCMn in UCSRnA is set).
- 2. The Master MCU sends an address frame, and all slaves receive and read this frame. In the Slave MCUs, the RXCn flag in UCSRnA will be set as normal.
- 3. Each Slave MCU reads the UDRn Register and determines if it has been selected. If so, it clears the MPCMn bit in UCSRnA, otherwise it waits for the next address byte and keeps the MPCMn setting.
- 4. The addressed MCU will receive all data frames until a new address frame is received. The other Slave MCUs, which still have the MPCMn bit set, will ignore the data frames.
- 5. When the last data frame is received by the addressed MCU, the addressed MCU sets the MPCMn bit and waits for a new address frame from Master. The process then repeats from 2.

Using any of the 5-bit to 8-bit character frame formats is possible, but impractical since the Receiver must change between using n and n+1 character frame formats. This makes full duplex operation difficult since the Transmitter and Receiver uses the same character size setting. If 5-bit to 8-bit character frames are used, the Transmitter must be set to use two stop bit (USBSn = 1) since the first stop bit is used for indicating the frame type.

Do not use Read-Modify-Write instructions (SBI and CBI) to set or clear the MPCM bit. The MPCMn bit shares the same I/O location as the TXCn flag and this might accidentally be cleared when using SBI or CBI instructions.

#### USART Register Description

UDRn – USART I/O Data Register



The USART Transmit Data Buffer Register and USART Receive Data Buffer Registers share the same I/O address referred to as USART Data Register or UDRn. The Transmit Data Buffer Register (TXBn) will be the destination for data written to the UDRn Register location. Reading the UDRn Register location will return the contents of the Receive Data Buffer Register (RXBn).

For 5-bit, 6-bit, or 7-bit characters the upper unused bits will be ignored by the Transmitter and set to zero by the Receiver.

The transmit buffer can only be written when the UDREn flag in the UCSRnA Register is set. Data written to UDRn when the UDREn flag is not set, will be ignored by the USART transmitter. When data is written to the transmit buffer, and the Transmitter is enabled, the Transmitter will



load the data into the Transmit Shift Register when the Shift Register is empty. Then the data will be serially transmitted on the TxD pin.

The receive buffer consists of a two level FIFO. The FIFO will change its state whenever the receive buffer is accessed. Due to this behavior of the receive buffer, do not use read modify write instructions (SBI and CBI) on this location. Be careful when using bit test instructions (SBIC and SBIS), since these also will change the state of the FIFO.

#### UCSRnA – USART Control and Status Register A

Bit	7	6	5	4	3	2	1	0	_
	RXCn	TXCn	UDREn	FEn	DORn	UPEn	U2Xn	MPCMn	UCSRnA
Read/Write	R	R/W	R	R	R	R	R/W	R/W	
Initial Value	0	0	1	0	0	0	0	0	

#### • Bit 7 – RXCn: USART Receive Complete

This flag bit is set when there are unread data in the receive buffer and cleared when the receive buffer is empty (that is, does not contain any unread data). If the receiver is disabled, the receive buffer will be flushed and consequently the RXCn bit will become zero. The RXCn flag can be used to generate a Receive Complete interrupt (see description of the RXCIEn bit).

#### • Bit 6 – TXCn: USART Transmit Complete

This flag bit is set when the entire frame in the Transmit Shift Register has been shifted out and there are no new data currently present in the transmit buffer (UDR). The TXC flag bit is automatically cleared when a transmit complete interrupt is executed, or it can be cleared by writing a one to its bit location. The TXC flag can generate a Transmit Complete interrupt (see description of the TXCIE bit).

#### Bit 5 – UDREn: USART Data Register Empty

The UDREn flag indicates if the transmit buffer (UDR) is ready to receive new data. If UDREn is one, the buffer is empty, and therefore ready to be written. The UDREn flag can generate a Data Register Empty interrupt (see description of the UDRIEn bit).

UDREn is set after a reset to indicate that the Transmitter is ready.

#### • Bit 4 – FEn: Frame Error

This bit is set if the next character in the receive buffer had a Frame Error when received. For example, when the first stop bit of the next character in the receive buffer is zero. This bit is valid until the receive buffer (UDR) is read. The FE bit is zero when the stop bit of received data is one. Always set this bit to zero when writing to UCSRA.

#### Bit 3 – DORn: Data OverRun

This bit is set if a Data OverRun condition is detected. A Data OverRun occurs when the receive buffer is full (two characters), it is a new character waiting in the Receive Shift Register, and a new start bit is detected. This bit is valid until the receive buffer (UDRn) is read. Always set this bit to zero when writing to UCSRnA.

#### Bit 2 – UPEn: USART Parity Error

This bit is set if the next character in the receive buffer had a Parity Error when received and the Parity Checking was enabled at that point (UPM1 = 1). This bit is valid until the receive buffer (UDRn) is read. Always set this bit to zero when writing to UCSRnA.



#### • Bit 1 – U2Xn: Double the USART Transmission Speed

This bit only has effect for the asynchronous operation. Write this bit to zero when using synchronous operation.

Writing this bit to one will reduce the divisor of the baud rate divider from 16 to 8 effectively doubling the transfer rate for asynchronous communication.

#### • Bit 0 – MPCMn: Multi-processor Communication Mode

This bit enables the Multi-processor Communication Mode. When the MPCMn bit is written to one, all the incoming frames received by the USART Receiver that do not contain address information will be ignored. The Transmitter is unaffected by the MPCMn setting. For more detailed information see "Multi-processor Communication Mode" on page 187.

UCSRnB – USART Control and Status Register B

Bit	7	6	5	4	3	2	1	0	_
	RXCIEn	TXCIEn	UDRIEn	RXENn	TXENn	UCSZn2	RXB8n	TXB8n	UCSRnB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – RXCIEn: RX Complete Interrupt Enable

Writing this bit to one enables interrupt on the RXCn flag. A USART Receive Complete interrupt will be generated only if the RXCIEn bit is written to one, the Global Interrupt Flag in SREG is written to one and the RXCn bit in UCSRnA is set.

#### • Bit 6 – TXCIEn: TX Complete Interrupt Enable

Writing this bit to one enables interrupt on the TXCn flag. A USART Transmit Complete interrupt will be generated only if the TXCIEn bit is written to one, the Global Interrupt Flag in SREG is written to one and the TXCn bit in UCSRnA is set.

#### • Bit 5 – UDRIEn: USART Data Register Empty Interrupt Enable

Writing this bit to one enables interrupt on the UDREn flag. A Data Register Empty interrupt will be generated only if the UDRIEn bit is written to one, the Global Interrupt Flag in SREG is written to one and the UDREn bit in UCSRnA is set.

#### Bit 4 – RXENn: Receiver Enable

Writing this bit to one enables the USART receiver. The Receiver will override normal port operation for the RxD pin when enabled. Disabling the Receiver will flush the receive buffer invalidating the FEn, DORn, and UPEn flags.

#### Bit 3 – TXENn: Transmitter Enable

Writing this bit to one enables the USART Transmitter. The Transmitter will override normal port operation for the TxD pin when enabled. The disabling of the Transmitter (writing TXEN to zero) will not become effective until ongoing and pending transmissions are completed, that is, when the Transmit Shift Register and Transmit Buffer Register do not contain data to be transmitted. When disabled, the Transmitter will no longer override the TxD port.

#### • Bit 2 – UCSZn2: Character Size

The UCSZn2 bits combined with the UCSZn1:0 bit in UCSRC sets the number of data bits (Character Size) in a frame the Receiver and Transmitter use.



#### Bit 1 – RXB8n: Receive Data Bit 8

RXB8n is the ninth data bit of the received character when operating with serial frames with nine data bits. Must be read before reading the low bits from UDRn.

#### • Bit 0 – TXB8n: Transmit Data Bit 8

TXB8n is the ninth data bit in the character to be transmitted when operating with serial frames with nine data bits. Must be written before writing the low bits to UDRn.

UCSRnC – USART Control and Status Register C<sup>(1)</sup>



Note: 1. This register is not available in ATmega103 compatibility mode.

#### • Bit 7 – Reserved Bit

This bit is reserved for future use. For compatibility with future devices, this bit must be written to zero when UCSRC is written.

#### Bit 6 – UMSELn: USART Mode Select

This bit selects between asynchronous and synchronous mode of operation.

#### Table 77. UMSEL Bit Settings

UMSELn	Mode
0	Asynchronous Operation
1	Synchronous Operation

#### • Bit 5:4 – UPMn1:0: Parity Mode

These bits enable and set type of parity generation and check. If enabled, the Transmitter will automatically generate and send the parity of the transmitted data bits within each frame. The Receiver will generate a parity value for the incoming data and compare it to the UPMn0 setting. If a mismatch is detected, the UPEn flag in UCSRnB will be set.

Table 78. UPM Bits Settings

UPMn1	UPMn0	Parity Mode
0	0	Disabled
0	1	Reserved
1	0	Enabled, Even Parity
1	1	Enabled, Odd Parity



#### • Bit 3 – USBSn: Stop Bit Select

This bit selects the number of stop bits to be inserted by the Transmitter. The Receiver ignores this setting.

#### Table 79. USBS Bit Settings

USBSn	Stop Bit(s)
0	1-bit
1	2-bit

#### • Bit 2:1 - UCSZn1:0: Character Size

The UCSZn1:0 bits combined with the UCSZn2 bit in UCSRnB sets the number of data bits (Character Size) in a frame the Receiver and Transmitter use.

Table 80. UCSZ Bits Settings

UCSZn2	UCSZn1	UCSZn0	Character Size
0	0	0	5-bit
0	0	1	6-bit
0	1	0	7-bit
0	1	1	8-bit
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	9-bit

#### • Bit 0 – UCPOLn: Clock Polarity

This bit is used for synchronous mode only. Write this bit to zero when asynchronous mode is used. The UCPOLn bit sets the relationship between data output change and data input sample, and the synchronous clock (XCK).

 Table 81.
 UCPOL Bit Settings

UCPOLn	Transmitted Data Changed (Output of TxD Pin)	Received Data Sampled (Input on RxD Pin)
0	Rising XCK Edge	Falling XCK Edge
1	Falling XCK Edge	Rising XCK Edge



#### UBRRnL and UBRRnH – USART Baud Rate

Registers<sup>(1)</sup>

Bit	15	14	13	12	11	10	9	8	
	-	-	-	-		UBRR	n[11:8]		UBRRnH
	UBRRn[7:0]								UBRRnL
	7	6	5	4	3	2	1	0	-
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

Note: 1. UBRRH is not available in mega103 compatibility mode

#### • Bit 15:12 – Reserved Bits

These bits are reserved for future use. For compatibility with future devices, these bit must be written to zero when UBRRH is written.

#### • Bit 11:0 - UBRRn11:0: USART Baud Rate Register

This is a 12-bit register which contains the USART baud rate. The UBRRnH contains the four most significant bits, and the UBRRnL contains the eight least significant bits of the USART baud rate. Ongoing transmissions by the Transmitter and Receiver will be corrupted if the baud rate is changed. Writing UBRRnL will trigger an immediate update of the baud rate prescaler.

#### **Examples of Baud Rate Setting** For standard crystal and resonator frequencies, the most commonly used baud rates for asynchronous operation can be generated by using the UBRRn settings in Table 82 to Table 85. UBRRn values which yield an actual baud rate differing less than 0.5% from the target baud rate, are bold in the table. Higher error ratings are acceptable, but the receiver will have less noise resistance when the error ratings are high, especially for large serial frames (see "Asynchronous Operational Range" on page 186). The error values are calculated using the following

equation:

 $Error[\%] = \left(\frac{BaudRate_{Closest Match}}{BaudRate} - 1\right) \bullet 100\%$ 



		f <sub>osc</sub> = 1.0000 MHz				f <sub>osc</sub> = 1.8432 MHz				f <sub>osc</sub> = 2.0000 MHz			
Baud Rate	U2X = 0		U2X = 1		U2X = 0		U2X = 1		U2X = 0		U2X = 1		
(bps)	UBRRn	Error	UBRRn	Errorn	UBRRn	Error	UBRRn	Error	UBRRn	Error	UBRRn	Error	
2400	25	0.2%	51	0.2%	47	0.0%	95	0.0%	51	0.2%	103	0.2%	
4800	12	0.2%	25	0.2%	23	0.0%	47	0.0%	25	0.2%	51	0.2%	
9600	6	-7.0%	12	0.2%	11	0.0%	23	0.0%	12	0.2%	25	0.2%	
14.4k	3	8.5%	8	-3.5%	7	0.0%	15	0.0%	8	-3.5%	16	2.1%	
19.2k	2	8.5%	6	-7.0%	5	0.0%	11	0.0%	6	-7.0%	12	0.2%	
28.8k	1	8.5%	3	8.5%	3	0.0%	7	0.0%	3	8.5%	8	-3.5%	
38.4k	1	-18.6%	2	8.5%	2	0.0%	5	0.0%	2	8.5%	6	-7.0%	
57.6k	0	8.5%	1	8.5%	1	0.0%	3	0.0%	1	8.5%	3	8.5%	
76.8k	_	_	1	-18.6%	1	-25.0%	2	0.0%	1	-18.6%	2	8.5%	
115.2k	_	_	0	8.5%	0	0.0%	1	0.0%	0	8.5%	1	8.5%	
230.4k	-	_	-	-	_	-	0	0.0%	-	-	-	-	
250k	_	-	-	-	-	-	-	_	-	-	0	0.0%	
Max <sup>(1)</sup>	62.5	Kbps	125 I	Kbps	115.2	Kbps	230.4	Kbps	125 ł	Kbps	250 K	lbps	

Table 82. Examples of UBRR Settings for Commonly Used Oscillator Frequencies



		f <sub>osc</sub> = 3.6	864 MHz			f <sub>osc</sub> = 4.0000 MHz				f <sub>osc</sub> = 7.3728 MHz			
Baud Rate	U2X = 0		U2X = 1		U2X = 0		U2X = 1		U2X = 0		U2X = 1		
(bps)	UBRRn	Error	UBRRn	Error	UBRRn	Error	UBRRn	Error	UBRRn	Error	UBRRn	Error	
2400	95	0.0%	191	0.0%	103	0.2%	207	0.2%	191	0.0%	383	0.0%	
4800	47	0.0%	95	0.0%	51	0.2%	103	0.2%	95	0.0%	191	0.0%	
9600	23	0.0%	47	0.0%	25	0.2%	51	0.2%	47	0.0%	95	0.0%	
14.4k	15	0.0%	31	0.0%	16	2.1%	34	-0.8%	31	0.0%	63	0.0%	
19.2k	11	0.0%	23	0.0%	12	0.2%	25	0.2%	23	0.0%	47	0.0%	
28.8k	7	0.0%	15	0.0%	8	-3.5%	16	2.1%	15	0.0%	31	0.0%	
38.4k	5	0.0%	11	0.0%	6	-7.0%	12	0.2%	11	0.0%	23	0.0%	
57.6k	3	0.0%	7	0.0%	3	8.5%	8	-3.5%	7	0.0%	15	0.0%	
76.8k	2	0.0%	5	0.0%	2	8.5%	6	-7.0%	5	0.0%	11	0.0%	
115.2k	1	0.0%	3	0.0%	1	8.5%	3	8.5%	3	0.0%	7	0.0%	
230.4k	0	0.0%	1	0.0%	0	8.5%	1	8.5%	1	0.0%	3	0.0%	
250k	0	-7.8%	1	-7.8%	0	0.0%	1	0.0%	1	-7.8%	3	-7.8%	
0.5M	—	-	0	-7.8%	-	-	0	0.0%	0	-7.8%	1	-7.8%	
1M	-	-	_	-	_	-	_	_	_	-	0	-7.8%	
Max <sup>(1)</sup>	230.4 Kbps 460.8 Kbps		250 K	lbps	0.5 M	bps	460.8 Kbps 921.6 Kbps			Kbps			

 Table 83.
 Examples of UBRR Settings for Commonly Used Oscillator Frequencies (Continued)



		f <sub>osc</sub> = 8.0	000 MHz		f <sub>osc</sub> = 11.0592 MHz				f <sub>osc</sub> = 14.7456 MHz				
Baud Rate	U2X = 0		U2X = 1		U2X	U2X = 0		U2X = 1		= 0	U2X = 1		
(bps)	UBRRn	Error	UBRRn	Error	UBRRn	Error	UBRRn	Error	UBRRn	Error	UBRRn	Error	
2400	207	0.2%	416	-0.1%	287	0.0%	575	0.0%	383	0.0%	767	0.0%	
4800	103	0.2%	207	0.2%	143	0.0%	287	0.0%	191	0.0%	383	0.0%	
9600	51	0.2%	103	0.2%	71	0.0%	143	0.0%	95	0.0%	191	0.0%	
14.4k	34	-0.8%	68	0.6%	47	0.0%	95	0.0%	63	0.0%	127	0.0%	
19.2k	25	0.2%	51	0.2%	35	0.0%	71	0.0%	47	0.0%	95	0.0%	
28.8k	16	2.1%	34	-0.8%	23	0.0%	47	0.0%	31	0.0%	63	0.0%	
38.4k	12	0.2%	25	0.2%	17	0.0%	35	0.0%	23	0.0%	47	0.0%	
57.6k	8	-3.5%	16	2.1%	11	0.0%	23	0.0%	15	0.0%	31	0.0%	
76.8k	6	-7.0%	12	0.2%	8	0.0%	17	0.0%	11	0.0%	23	0.0%	
115.2k	3	8.5%	8	-3.5%	5	0.0%	11	0.0%	7	0.0%	15	0.0%	
230.4k	1	8.5%	3	8.5%	2	0.0%	5	0.0%	3	0.0%	7	0.0%	
250k	1	0.0%	3	0.0%	2	-7.8%	5	-7.8%	3	-7.8%	6	5.3%	
0.5M	0	0.0%	1	0.0%	_	-	2	-7.8%	1	-7.8%	3	-7.8%	
1M	_	_	0	0.0%	_	-	-	-	0	-7.8%	1	-7.8%	
Max <sup>(1)</sup>	0.5 Mbps 1 Mbps		691.2	Kbps	1.3824	Mbps	921.6 Kbps 1.8432 Mbps			Mbps			

 Table 84.
 Examples of UBRR Settings for Commonly Used Oscillator Frequencies (Continued)



	f	<sub>osc</sub> = 16.0	0000 MHz		f <sub>osc</sub> = 18.4320 MHz				f <sub>osc</sub> = 20.0000 MHz				
Baud Rate	U2X	= 0	U2X = 1		U2X = 0		U2X = 1		U2X = 0		U2X = 1		
(bps)	UBRRn	Error	UBRRn	Error	UBRRn	Error	UBRRn	Error	UBRRn	Error	UBRRn	Error	
2400	416	-0.1%	832	0.0%	479	0.0%	959	0.0%	520	0.0%	1041	0.0%	
4800	207	0.2%	416	-0.1%	239	0.0%	479	0.0%	259	0.2%	520	0.0%	
9600	103	0.2%	207	0.2%	119	0.0%	239	0.0%	129	0.2%	259	0.2%	
14.4k	68	0.6%	138	-0.1%	79	0.0%	159	0.0%	86	-0.2%	173	-0.2%	
19.2k	51	0.2%	103	0.2%	59	0.0%	119	0.0%	64	0.2%	129	0.2%	
28.8k	34	-0.8%	68	0.6%	39	0.0%	79	0.0%	42	0.9%	86	-0.2%	
38.4k	25	0.2%	51	0.2%	29	0.0%	59	0.0%	32	-1.4%	64	0.2%	
57.6k	16	2.1%	34	-0.8%	19	0.0%	39	0.0%	21	-1.4%	42	0.9%	
76.8k	12	0.2%	25	0.2%	14	0.0%	29	0.0%	15	1.7%	32	-1.4%	
115.2k	8	-3.5%	16	2.1%	9	0.0%	19	0.0%	10	-1.4%	21	-1.4%	
230.4k	3	8.5%	8	-3.5%	4	0.0%	9	0.0%	4	8.5%	10	-1.4%	
250k	3	0.0%	7	0.0%	4	-7.8%	8	2.4%	4	0.0%	9	0.0%	
0.5M	1	0.0%	3	0.0%	_	_	4	-7.8%	-	_	4	0.0%	
1M	0	0.0%	1	0.0%	_	_	_	_	-	_	_	-	
Max <sup>(1)</sup>	1 Mbps 2 Mbps		1.152	Mbps	2.304	Mbps	1.25 Mbps 2.5 Mbps			bps			

**Table 85.** Examples of UBRR Settings for Commonly Used Oscillator Frequencies (Continued)



#### TWI – Two-wire Serial Interface

Features	<ul> <li>Simple yet Powerful and Flexible Communication Interface, Only Two Bus Lines Needed</li> <li>Both Master and Slave Operation Supported</li> <li>Device can Operate as Transmitter or Receiver</li> <li>7-bit Address Space allows up to 128 Different Slave Addresses</li> <li>Multi-master Arbitration Support</li> <li>Up to 400 kHz Data Transfer Speed</li> <li>Slew-rate Limited Output Drivers</li> <li>Noise Suppression Circuitry Rejects Spikes on Bus Lines</li> <li>Fully Programmable Slave Address with General Call Support</li> <li>Address Recognition Causes Wake-up when AVR is in Sleep Mode</li> </ul>
Two-wire Serial Interface Bus Definition	The Two-wire Serial Interface (TWI) is ideally suited for typical microcontroller applications. The TWI protocol allows the systems designer to interconnect up to 128 different devices using only two bi-directional bus lines, one for clock (SCL) and one for data (SDA). The only external hard-

TWI protocol allows the systems designer to interconnect up to 128 different devices using only two bi-directional bus lines, one for clock (SCL) and one for data (SDA). The only external hardware needed to implement the bus is a single pull-up resistor for each of the TWI bus lines. All devices connected to the bus have individual addresses, and mechanisms for resolving bus contention are inherent in the TWI protocol.

Figure 86. TWI Bus Interconnection



#### **TWI Terminology**

The following definitions are frequently encountered in this section.

#### Table 86. TWI Terminology

Term	Description
Master	The device that initiates and terminates a transmission. The Master also generates the SCL clock.
Slave	The device addressed by a Master.
Transmitter	The device placing data on the bus.
Receiver	The device reading data from the bus.



#### Electrical Interconnection

As depicted in Figure 86, both bus lines are connected to the positive supply voltage through pull-up resistors. The bus drivers of all TWI-compliant devices are open-drain or open-collector. This implements a wired-AND function which is essential to the operation of the interface. A low level on a TWI bus line is generated when one or more TWI devices output a zero. A high level is output when all TWI devices tri-state their outputs, allowing the pull-up resistors to pull the line high. Note that all AVR devices connected to the TWI bus must be powered in order to allow any bus operation.

The number of devices that can be connected to the bus is only limited by the bus capacitance limit of 400 pF and the 7-bit slave address space. A detailed specification of the electrical characteristics of the TWI is given in "Two-wire Serial Interface Characteristics" on page 328. Two different sets of specifications are presented there, one relevant for bus speeds below 100 kHz, and one valid for bus speeds up to 400 kHz.

#### Data Transfer and Frame Format

#### **Transferring Bits**

Each data bit transferred on the TWI bus is accompanied by a pulse on the clock line. The level of the data line must be stable when the clock line is high. The only exception to this rule is for generating start and stop conditions.

Figure 87. Data Validity



#### START and STOP Conditions

The Master initiates and terminates a data transmission. The transmission is initiated when the Master issues a START condition on the bus, and it is terminated when the Master issues a STOP condition. Between a START and a STOP condition, the bus is considered busy, and no other Master should try to seize control of the bus. A special case occurs when a new START condition is issued between a START and STOP condition. This is referred to as a REPEATED START condition, and is used when the Master wishes to initiate a new transfer without relinquishing control of the bus. After a REPEATED START, the bus is considered busy until the next STOP. This is identical to the START behavior, and therefore START is used to describe both START and REPEATED START for the remainder of this data sheet, unless otherwise noted. As depicted below, START and STOP conditions are signalled by changing the level of the SDA line when the SCL line is high.







#### Address Packet Format

All address packets transmitted on the TWI bus are nine bits long, consisting of seven address bits, one READ/WRITE control bit and an acknowledge bit. If the READ/WRITE bit is set, a read operation is to be performed, otherwise a write operation should be performed. When a slave recognizes that it is being addressed, it should acknowledge by pulling SDA low in the ninth SCL (ACK) cycle. If the addressed Slave is busy, or for some other reason can not service the Master's request, the SDA line should be left high in the ACK clock cycle. The Master can then transmit a STOP condition, or a REPEATED START condition to initiate a new transmission. An address packet consisting of a slave address and a READ or a WRITE bit is called SLA+R or SLA+W, respectively.

The MSB of the address byte is transmitted first. Slave addresses can freely be allocated by the designer, but the address 0000 000 is reserved for a general call.

When a general call is issued, all slaves should respond by pulling the SDA line low in the ACK cycle. A general call is used when a Master wishes to transmit the same message to several slaves in the system. When the general call address followed by a write bit is transmitted on the bus, all slaves set up to acknowledge the general call will pull the SDA line low in the ack cycle. The following data packets will then be received by all the slaves that acknowledged the general call. Note that transmitting the general call address followed by a Read bit is meaningless, as this would cause contention if several slaves started transmitting different data.

All addresses of the format 1111 xxx should be reserved for future purposes.

#### Figure 89. Address Packet Format





#### **Data Packet Format**

All data packets transmitted on the TWI bus are nine bits long, consisting of one data byte and an acknowledge bit. During a data transfer, the Master generates the clock and the START and STOP conditions, while the Receiver is responsible for acknowledging the reception. An Acknowledge (ACK) is signalled by the Receiver pulling the SDA line low during the ninth SCL cycle. If the Receiver leaves the SDA line high, a NACK is signalled. When the Receiver has received the last byte, or for some reason cannot receive any more bytes, it should inform the Transmitter by sending a NACK after the final byte. The MSB of the data byte is transmitted first.

#### Figure 90. Data Packet Format



#### Combining Address and Data Packets Into a Transmission

A transmission basically consists of a START condition, a SLA+R/W, one or more data packets and a STOP condition. An empty message, consisting of a START followed by a STOP condition, is illegal. Note that the wired-ANDing of the SCL line can be used to implement handshaking between the Master and the Slave. The Slave can extend the SCL low period by pulling the SCL line low. This is useful if the clock speed set up by the Master is too fast for the Slave, or the Slave needs extra time for processing between the data transmissions. The Slave extending the SCL low period will not affect the SCL high period, which is determined by the Master. As a consequence, the Slave can reduce the TWI data transfer speed by prolonging the SCL duty cycle.

Figure 91 shows a typical data transmission. Note that several data bytes can be transmitted between the SLA+R/W and the STOP condition, depending on the software protocol implemented by the application software.

Figure 91. Typical Data Transmission





#### Multi-master Bus Systems, Arbitration and Synchronization

The TWI protocol allows bus systems with several masters. Special concerns have been taken in order to ensure that transmissions will proceed as normal, even if two or more masters initiate a transmission at the same time. Two problems arise in multi-master systems:

- An algorithm must be implemented allowing only one of the masters to complete the transmission. All other masters should cease transmission when they discover that they have lost the selection process. This selection process is called arbitration. When a contending master discovers that it has lost the arbitration process, it should immediately switch to Slave mode to check whether it is being addressed by the winning master. The fact that multiple masters have started transmission at the same time should not be detectable to the slaves (that is, the data being transferred on the bus must not be corrupted).
- Different masters may use different SCL frequencies. A scheme must be devised to synchronize the serial clocks from all masters, in order to let the transmission proceed in a lockstep fashion. This will facilitate the arbitration process.

The wired-ANDing of the bus lines is used to solve both these problems. The serial clocks from all masters will be wired-ANDed, yielding a combined clock with a high period equal to the one from the master with the shortest high period. The low period of the combined clock is equal to the low period of the master with the longest low period. Note that all masters listen to the SCL line, effectively starting to count their SCL high and low Time-out periods when the combined SCL line goes high or low, respectively.





Arbitration is carried out by all masters continuously monitoring the SDA line after outputting data. If the value read from the SDA line does not match the value the master had output, it has lost the arbitration. Note that a master can only lose arbitration when it outputs a high SDA value while another master outputs a low value. The losing master should immediately go to Slave mode, checking if it is being addressed by the winning master. The SDA line should be left high, but losing masters are allowed to generate a clock signal until the end of the current data or address packet. Arbitration will continue until only one master remains, and this may take many bits. If several masters are trying to address the same slave, arbitration will continue into the data packet.







Note that arbitration is not allowed between:

- A REPEATED START condition and a data bit.
- A STOP condition and a data bit.
- A REPEATED START and a STOP condition.

It is the user software's responsibility to ensure that these illegal arbitration conditions never occur. This implies that in multi-master systems, all data transfers must use the same composition of SLA+R/W and data packets. In other words: All transmissions must contain the same number of data packets, otherwise the result of the arbitration is undefined.



# Overview of the TWI Module

The TWI module is comprised of several submodules, as shown in Figure 94. All registers drawn in a thick line are accessible through the AVR data bus.





- **SCL and SDA Pins** These pins interface the AVR TWI with the rest of the MCU system. The output drivers contain a slew-rate limiter in order to conform to the TWI specification. The input stages contain a spike suppression unit removing spikes shorter than 50 ns. Note that the internal pull-ups in the AVR pads can be enabled by setting the PORT bits corresponding to the SCL and SDA pins, as explained in the I/O Port section. The internal pull-ups can in some systems eliminate the need for external ones.
- **Bit Rate Generator** Unit This unit controls the period of SCL when operating in a Master mode. The SCL period is controlled by settings in the TWI Bit Rate Register (TWBR) and the Prescaler bits in the TWI Status Register (TWSR). Slave operation does not depend on Bit Rate or Prescaler settings, but the CPU clock frequency in the slave must be at least 16 times higher than the SCL frequency. Note that slaves may prolong the SCL low period, thereby reducing the average TWI bus clock period. The SCL frequency is generated according to the following equation:

SCL frequency = 
$$\frac{\text{CPU Clock frequency}}{16 + 2(\text{TWBR}) \cdot 4^{TWPS}}$$

- TWBR = Value of the TWI Bit Rate Register.
- TWPS = Value of the prescaler bits in the TWI Status Register.
- Note: Pull-up resistor values should be selected according to the SCL frequency and the capacitive bus line load. See Table 133 on page 328 for value of pull-up resistor."



**Bus Interface Unit** This unit contains the Data and Address Shift Register (TWDR), a START/STOP Controller and Arbitration detection hardware. The TWDR contains the address or data bytes to be transmitted, or the address or data bytes received. In addition to the 8-bit TWDR, the Bus Interface Unit also contains a register containing the (N)ACK bit to be transmitted or received. This (N)ACK Register is not directly accessible by the application software. However, when receiving, it can be set or cleared by manipulating the TWI Control Register (TWCR). When in Transmitter mode, the value of the received (N)ACK bit can be determined by the value in the TWSR.

The START/STOP Controller is responsible for generation and detection of START, REPEATED START, and STOP conditions. The START/STOP controller is able to detect START and STOP conditions even when the AVR MCU is in one of the sleep modes, enabling the MCU to wake up if addressed by a Master.

If the TWI has initiated a transmission as Master, the Arbitration Detection hardware continuously monitors the transmission trying to determine if arbitration is in process. If the TWI has lost an arbitration, the Control Unit is informed. Correct action can then be taken and appropriate status codes generated.

Address Match Unit The Address Match unit checks if received address bytes match the 7-bit address in the TWI Address Register (TWAR). If the TWI General Call Recognition Enable (TWGCE) bit in the TWAR is written to one, all incoming address bits will also be compared against the General Call address. Upon an address match, the Control unit is informed, allowing correct action to be taken. The TWI may or may not acknowledge its address, depending on settings in the TWCR. The Address Match unit is able to compare addresses even when the AVR MCU is in sleep mode, enabling the MCU to wake-up if addressed by a Master.

**Control Unit** The Control unit monitors the TWI bus and generates responses corresponding to settings in the TWI Control Register (TWCR). When an event requiring the attention of the application occurs on the TWI bus, the TWI Interrupt Flag (TWINT) is asserted. In the next clock cycle, the TWI Status Register (TWSR) is updated with a status code identifying the event. The TWSR only contains relevant status information when the TWI interrupt flag is asserted. At all other times, the TWSR contains a special status code indicating that no relevant status information is available. As long as the TWINT flag is set, the SCL line is held low. This allows the application software to complete its tasks before allowing the TWI transmission to continue.

The TWINT flag is set in the following situations:

- After the TWI has transmitted a START/REPEATED START condition.
- After the TWI has transmitted SLA+R/W.
- After the TWI has transmitted an address byte.
- After the TWI has lost arbitration.
- After the TWI has been addressed by own slave address or general call.
- After the TWI has received a data byte.
- After a STOP or REPEATED START has been received while still addressed as a Slave.
- When a bus error has occurred due to an illegal START or STOP condition.



#### TWI Register Description

TWBR – TWI Bit Rate

Register

Bit	7	6	5	4	3	2	1	0	
(0x70)	TWBR7	TWBR6	TWBR5	TWBR4	TWBR3	TWBR2	TWBR1	TWBR0	TWBR
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

#### • Bits 7..0 - TWI Bit Rate Register

TWBR selects the division factor for the bit rate generator. The bit rate generator is a frequency divider which generates the SCL clock frequency in the Master modes. See "Bit Rate Generator Unit" on page 204 for calculating bit rates.

#### TWCR – TWI Control Register

Bit	7	6	5	4	3	2	1	0	_
(0x74)	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	TWCR
Read/Write	R/W	R/W	R/W	R/W	R	R/W	R	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

The TWCR is used to control the operation of the TWI. It is used to enable the TWI, to initiate a Master access by applying a START condition to the bus, to generate a Receiver acknowledge, to generate a stop condition, and to control halting of the bus while the data to be written to the bus are written to the TWDR. It also indicates a write collision if data is attempted written to TWDR while the register is inaccessible.

#### • Bit 7 – TWINT: TWI Interrupt Flag

This bit is set by hardware when the TWI has finished its current job and expects application software response. If the I-bit in SREG and TWIE in TWCR are set, the MCU will jump to the TWI Interrupt Vector. While the TWINT flag is set, the SCL low period is stretched. The TWINT flag must be cleared by software by writing a logic one to it. Note that this flag is not automatically cleared by hardware when executing the interrupt routine. Also note that clearing this flag starts the operation of the TWI, so all accesses to the TWI Address Register (TWAR), TWI Status Register (TWSR), and TWI Data Register (TWDR) must be complete before clearing this flag.

#### • Bit 6 – TWEA: TWI Enable Acknowledge Bit

The TWEA bit controls the generation of the acknowledge pulse. If the TWEA bit is written to one, the ACK pulse is generated on the TWI bus if the following conditions are met:

- 1. The device's own slave address has been received.
- 2. A general call has been received, while the TWGCE bit in the TWAR is set.
- 3. A data byte has been received in Master Receiver or Slave Receiver mode.

By writing the TWEA bit to zero, the device can be virtually disconnected from the Two-wire Serial Bus temporarily. Address recognition can then be resumed by writing the TWEA bit to one again.

#### • Bit 5 – TWSTA: TWI START Condition Bit

The application writes the TWSTA bit to one when it desires to become a Master on the Twowire Serial Bus. The TWI hardware checks if the bus is available, and generates a START condition on the bus if it is free. However, if the bus is not free, the TWI waits until a STOP condition



is detected, and then generates a new START condition to claim the Bus Master status. TWSTA must be cleared by software when the START condition has been transmitted.

#### • Bit 4 – TWSTO: TWI STOP Condition Bit

Writing the TWSTO bit to one in Master mode will generate a STOP condition on the Two-wire Serial Bus. When the STOP condition is executed on the bus, the TWSTO bit is cleared automatically. In Slave mode, setting the TWSTO bit can be used to recover from an error condition. This will not generate a STOP condition, but the TWI returns to a well-defined unaddressed Slave mode and releases the SCL and SDA lines to a high impedance state.

#### Bit 3 – TWWC: TWI Write Collision Flag

The TWWC bit is set when attempting to write to the TWI Data Register – TWDR when TWINT is low. This flag is cleared by writing the TWDR Register when TWINT is high.

#### • Bit 2 – TWEN: TWI Enable Bit

The TWEN bit enables TWI operation and activates the TWI interface. When TWEN is written to one, the TWI takes control over the I/O pins connected to the SCL and SDA pins, enabling the slew-rate limiters and spike filters. If this bit is written to zero, the TWI is switched off and all TWI transmissions are terminated, regardless of any ongoing operation.

#### Bit 1 – Res: Reserved Bit

This bit is a reserved bit and will always read as zero.

#### • Bit 0 – TWIE: TWI Interrupt Enable

When this bit is written to one, and the I-bit in SREG is set, the TWI interrupt request will be activated for as long as the TWINT flag is high.

#### TWSR – TWI Status Register

Bit	7	6	5	4	3	2	1	0	
(0x71)	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	TWSR
Read/Write	R	R	R	R	R	R	R/W	R/W	
Initial Value	1	1	1	1	1	0	0	0	

#### • Bits 7..3 - TWS: TWI Status

These five bits reflect the status of the TWI logic and the Two-wire Serial Bus. The different status codes are described later in this section. Note that the value read from TWSR contains both the 5-bit status value and the 2-bit prescaler value. The application designer should mask the prescaler bits to zero when checking the status bits. This makes status checking independent of prescaler setting. This approach is used in this datasheet, unless otherwise noted.

#### Bit 2 – Res: Reserved Bit

This bit is reserved and will always read as zero.



#### Bits 1..0 – TWPS: TWI Prescaler Bits

These bits can be read and written, and control the bit rate prescaler.

<b>Table 87.</b> TW	Bit Rate Prescaler
---------------------	--------------------

TWPS1	TWPS0	Prescaler Value
0	0	1
0	1	4
1	0	16
1	1	64

To calculate bit rates, see "Bit Rate Generator Unit" on page 204. The value of TWPS1..0 is used in the equation.

#### TWDR – TWI Data Register

Bit	7	6	5	4	3	2	1	0	_
(0x73)	TWD7	TWD6	TWD5	TWD4	TWD3	TWD2	TWD1	TWD0	TWDR
Read/Write	R/W	•							
Initial Value	1	1	1	1	1	1	1	1	

In Transmit mode, TWDR contains the next byte to be transmitted. In Receive mode, the TWDR contains the last byte received. It is writable while the TWI is not in the process of shifting a byte. This occurs when the TWI Interrupt Flag (TWINT) is set by hardware. Note that the data register cannot be initialized by the user before the first interrupt occurs. The data in TWDR remains stable as long as TWINT is set. While data is shifted out, data on the bus is simultaneously shifted in. TWDR always contains the last byte present on the bus, except after a wake-up from a sleep mode by the TWI interrupt. In this case, the contents of TWDR is undefined. In the case of a lost bus arbitration, no data is lost in the transition from Master to Slave. Handling of the ACK bit is controlled automatically by the TWI logic, the CPU cannot access the ACK bit directly.

#### Bits 7..0 – TWD: TWI Data Register

These eight bits constitute the next data byte to be transmitted, or the latest data byte received on the Two-wire Serial Bus.

#### TWAR – TWI (Slave) Address Register

Bit	7	6	5	4	3	2	1	0	
(0x72)	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	TWAR
Read/Write	R/W								
Initial Value	1	1	1	1	1	1	1	0	

The TWAR should be loaded with the 7-bit slave address (in the seven most significant bits of TWAR) to which the TWI will respond when programmed as a slave transmitter or Receiver, and not needed in the Master modes. In multimaster systems, TWAR must be set in masters which can be addressed as slaves by other masters.

The LSB of TWAR is used to enable recognition of the general call address (0x00). There is an associated address comparator that looks for the slave address (or general call address if enabled) in the received serial address. If a match is found, an interrupt request is generated.

#### Bits 7..1 – TWA: TWI (Slave) Address Register

These seven bits constitute the slave address of the TWI unit.



#### • Bit 0 – TWGCE: TWI General Call Recognition Enable Bit

If set, this bit enables the recognition of a General Call given over the Two-wire Serial Bus.

**Using the TWI** The AVR TWI is byte-oriented and interrupt based. Interrupts are issued after all bus events, like reception of a byte or transmission of a START condition. Because the TWI is interrupt-based, the application software is free to carry on other operations during a TWI byte transfer. Note that the TWI Interrupt Enable (TWIE) bit in TWCR together with the Global Interrupt Enable bit in SREG allow the application to decide whether or not assertion of the TWINT flag should generate an interrupt request. If the TWIE bit is cleared, the application must poll the TWINT flag in order to detect actions on the TWI bus.

When the TWINT flag is asserted, the TWI has finished an operation and awaits application response. In this case, the TWI Status Register (TWSR) contains a value indicating the current state of the TWI bus. The application software can then decide how the TWI should behave in the next TWI bus cycle by manipulating the TWCR and TWDR registers.

Figure 95 is a simple example of how the application can interface to the TWI hardware. In this example, a Master wishes to transmit a single data byte to a Slave. This description is quite abstract, a more detailed explanation follows later in this section. A simple code example implementing the desired behavior is also presented.





- The first step in a TWI transmission is to transmit a START condition. This is done by writing a specific value into TWCR, instructing the TWI hardware to transmit a START condition. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the START condition.
- 2. When the START condition has been transmitted, the TWINT flag in TWCR is set, and TWSR is updated with a status code indicating that the START condition has successfully been sent.
- 3. The application software should now examine the value of TWSR, to make sure that the START condition was successfully transmitted. If TWSR indicates otherwise, the application software might take some special action, like calling an error routine. Assuming that



the status code is as expected, the application must load SLA+W into TWDR. Remember that TWDR is used both for address and data. After TWDR has been loaded with the desired SLA+W, a specific value must be written to TWCR, instructing the TWI hardware to transmit the SLA+W present in TWDR. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the address packet.

- 4. When the address packet has been transmitted, the TWINT flag in TWCR is set, and TWSR is updated with a status code indicating that the address packet has successfully been sent. The status code will also reflect whether a slave acknowledged the packet or not.
- 5. The application software should now examine the value of TWSR, to make sure that the address packet was successfully transmitted, and that the value of the ACK bit was as expected. If TWSR indicates otherwise, the application software might take some special action, like calling an error routine. Assuming that the status code is as expected, the application must load a data packet into TWDR. Subsequently, a specific value must be written to TWCR, instructing the TWI hardware to transmit the data packet present in TWDR. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the data packet.
- 6. When the data packet has been transmitted, the TWINT flag in TWCR is set, and TWSR is updated with a status code indicating that the data packet has successfully been sent. The status code will also reflect whether a slave acknowledged the packet or not.
- 7. The application software should now examine the value of TWSR, to make sure that the data packet was successfully transmitted, and that the value of the ACK bit was as expected. If TWSR indicates otherwise, the application software might take some special action, like calling an error routine. Assuming that the status code is as expected, the application must write a specific value to TWCR, instructing the TWI hardware to transmit a STOP condition. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the STOP condition. Note that TWINT is NOT set after a STOP condition has been sent.

Even though this example is simple, it shows the principles involved in all TWI transmissions. These can be summarized as follows:

- When the TWI has finished an operation and expects application response, the TWINT flag is set. The SCL line is pulled low until TWINT is cleared.
- When the TWINT flag is set, the user must update all TWI registers with the value relevant for the next TWI bus cycle. As an example, TWDR must be loaded with the value to be transmitted in the next bus cycle.
- After all TWI Register updates and other pending application software tasks have been completed, TWCR is written. When writing TWCR, the TWINT bit should be set. Writing a one to TWINT clears the flag. The TWI will then commence executing whatever operation was specified by the TWCR setting.

In the following an assembly and C implementation of the example is given. Note that the code below assumes that several definitions have been made for example by using include-files.



	Assembly code example <sup>(1)</sup>	C example <sup>(1)</sup>	Comments
1	<b>ldi</b> r16, $(1 < TWINT)   (1 < TWSTA)  $	TWCR = (1< <twint) (1<<twsta)="" td=""  =""  <=""><td>Send START condition</td></twint)>	Send START condition
	(1< <twen)< td=""><td>(1&lt;<twen)< td=""><td></td></twen)<></td></twen)<>	(1< <twen)< td=""><td></td></twen)<>	
	out TWCR, r16		
2	wait1:	<pre>while (!(TWCR &amp; (1&lt;<twint)))< pre=""></twint)))<></pre>	Wait for TWINT flag set. This
	in r16,TWCR	i	indicates that the START
	sbrs r16,TWINT		condition has been transmitted
	<b>rjmp</b> wait1		
3	in r16,TWSR	<b>if</b> ((TWSR & 0xF8) != START)	Check value of TWI Status
	<b>andi</b> r16, 0xF8	ERROR();	Register. Mask prescaler bits. If
	<b>cpi</b> r16, START		status different from START go to
	brne ERROR		ERROR
4	<b>ldi</b> r16, SLA_W	TWDR = SLA_W;	Load SLA_W into TWDR
	out TWDR, r16	TWCR = (1< <twint) (1<<twen);<="" td=""  =""><td>Register. Clear TWINT bit in</td></twint)>	Register. Clear TWINT bit in
	<b>ldi</b> r16, (1< <twint) (1<<twen)<="" td=""  =""><td></td><td>TWCR to start transmission of</td></twint)>		TWCR to start transmission of
	out TWCR, r16		address
	wait2:	<pre>while (!(TWCR &amp; (1&lt;<twint)))< pre=""></twint)))<></pre>	Wait for TWINT flag set. This
	in r16,TWCR	;	indicates that the SLA+W has
	sbrs r16,TWINT		been transmitted, and
	<b>rjmp</b> wait2		ACK/NACK has been received.
5	in r16,TWSR	<pre>if ((TWSR &amp; 0xF8) != MT_SLA_ACK)</pre>	Check value of TWI Status
	<b>andi</b> r16, 0xF8	ERROR();	Register. Mask prescaler bits. If
	<b>cpi</b> r16, MT_SLA_ACK		status different from
	brne ERROR		MT_SLA_ACK go to ERROR
	<b>ldi</b> r16, DATA	TWDR = DATA;	Load DATA into TWDR Register.
	out TWDR, r16	TWCR = (1< <twint) (1<<twen);<="" td=""  =""><td>Clear TWINT bit in TWCR to</td></twint)>	Clear TWINT bit in TWCR to
	<b>ldi</b> r16, (1< <twint) (1<<twen)<="" td=""  =""><td></td><td>start transmission of data</td></twint)>		start transmission of data
	out TWCR, r16		
6	wait3:	<pre>while (!(TWCR &amp; (1&lt;<twint)))< pre=""></twint)))<></pre>	Wait for TWINT flag set. This
	in r16,TWCR	;	indicates that the DATA has been
	sbrs r16,TWINT		transmitted, and ACK/NACK has
	rjmp wait3		been received.
7	in r16,TWSR	<pre>if ((TWSR &amp; 0xF8) != MT_DATA_ACK)</pre>	Check value of TWI Status
	<b>andi</b> r16, 0xF8	ERROR();	Register. Mask prescaler bits. If
	<b>cpi</b> r16, MT_DATA_ACK		status different from
	brne ERROR		MT_DATA_ACK go to ERROR
	<b>ldi</b> r16, $(1 < TWINT)   (1 < TWEN)  $	TWCR = (1< <twint) (1<<twen)="" td=""  =""  <=""><td>Transmit STOP condition</td></twint)>	Transmit STOP condition
	(1< <twsto)< td=""><td>(1&lt;<twsto);< td=""><td></td></twsto);<></td></twsto)<>	(1< <twsto);< td=""><td></td></twsto);<>	
	out TWCR, r16		

Note: 1. For I/O Registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".



#### Transmission Modes

The TWI can operate in one of four major modes. These are named Master Transmitter (MT), Master Receiver (MR), Slave Transmitter (ST) and Slave Receiver (SR). Several of these modes can be used in the same application. As an example, the TWI can use MT mode to write data into a TWI EEPROM, MR mode to read the data back from the EEPROM. If other masters are present in the system, some of these might transmit data to the TWI, and then SR mode would be used. It is the application software that decides which modes are legal.

The following sections describe each of these modes. Possible status codes are described along with figures detailing data transmission in each of the modes. These figures contain the following abbreviations:

S: START condition

Rs: REPEATED START condition

- **R**: Read bit (high level at SDA)
- W: Write bit (low level at SDA)
- A: Acknowledge bit (low level at SDA)
- **A**: Not acknowledge bit (high level at SDA)
- Data: 8-bit data byte
- P: STOP condition
- SLA: Slave Address

In Figure 97 to Figure 103, circles are used to indicate that the TWINT flag is set. The numbers in the circles show the status code held in TWSR, with the prescaler bits masked to zero. At these points, actions must be taken by the application to continue or complete the TWI transfer. The TWI transfer is suspended until the TWINT flag is cleared by software.

When the TWINT flag is set, the status code in TWSR is used to determine the appropriate software action. For each status code, the required software action and details of the following serial transfer are given in Table 88 to Table 91. Note that the prescaler bits are masked to zero in these tables.



#### Master Transmitter Mode

In the Master Transmitter mode, a number of data bytes are transmitted to a slave receiver (see Figure 96). In order to enter a Master mode, a START condition must be transmitted. The format of the following address packet determines whether Master Transmitter or Master Receiver mode is to be entered. If SLA+W is transmitted, MT mode is entered, if SLA+R is transmitted, MR mode is entered. All the status codes mentioned in this section assume that the prescaler bits are zero or are masked to zero.

#### Figure 96. Data Transfer in Master Transmitter Mode



A START condition is sent by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
Value	1	Х	1	0	Х	1	0	Х

TWEN must be set to enable the Two-wire Serial Interface, TWSTA must be written to one to transmit a START condition and TWINT must be written to one to clear the TWINT flag. The TWI will then test the Two-wire Serial Bus and generate a START condition as soon as the bus becomes free. After a START condition has been transmitted, the TWINT flag is set by hardware, and the status code in TWSR will be 0x08 (see Table 88). In order to enter MT mode, SLA+W must be transmitted. This is done by writing SLA+W to TWDR. Thereafter the TWINT bit should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
Value	1	Х	0	0	Х	1	0	Х

When SLA+W have been transmitted and an acknowledgment bit has been received, TWINT is set again and a number of status codes in TWSR are possible. Possible status codes in Master mode are 0x18, 0x20, or 0x38. The appropriate action to be taken for each of these status codes is detailed in Table 88.

When SLA+W has been successfully transmitted, a data packet should be transmitted. This is done by writing the data byte to TWDR. TWDR must only be written when TWINT is high. If not, the access will be discarded, and the Write Collision bit (TWWC) will be set in the TWCR Register. After updating TWDR, the TWINT bit should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
Value	1	Х	0	0	Х	1	0	Х



This scheme is repeated until the last byte has been sent and the transfer is ended by generating a STOP condition or a repeated START condition. A STOP condition is generated by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
Value	1	Х	0	1	Х	1	0	Х

A REPEATED START condition is generated by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
Value	1	Х	1	0	Х	1	0	Х

After a repeated START condition (state 0x10) the Two-wire Serial Interface can access the same slave again, or a new slave without transmitting a STOP condition. Repeated START enables the master to switch between slaves, Master Transmitter mode and Master Receiver mode without losing control of the bus.

Table 88. Status Codes for Master Transmitter Mode

Status Code		Applica	tion Soft	ware Res	sponse		
(TWSR) Prescaler Bits	Status of the Two-wire Serial Bus and Two-wire Serial Inter-			То	TWCR		
are 0	face Hardware	To/from TWDR	STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0x08	A START condition has been transmitted	Load SLA+W	0	0	1	х	SLA+W will be transmitted; ACK or NOT ACK will be received
0x10	A repeated START condition has been transmitted	Load SLA+W or	0	0	1	х	SLA+W will be transmitted; ACK or NOT ACK will be received
		Load SLA+R	0	0	1	Х	SLA+R will be transmitted; Logic will switch to Master Receiver mode
0x18	SLA+W has been transmitted; ACK has been received	Load data byte or	0	0	1	х	Data byte will be transmitted and ACK or NOT ACK will be received
		No TWDR action or	1	0	1	Х	Repeated START will be transmitted
		No TWDR action or	0	1	1	Х	STOP condition will be transmitted and TWSTO flag will be reset
		No TWDR action	1	1	1	Х	STOP condition followed by a START condition will be transmitted and TWSTO flag will be reset
0x20	SLA+W has been transmitted; NOT ACK has been received	Load data byte or	0	0	1	х	Data byte will be transmitted and ACK or NOT ACK will be received
		No TWDR action or	1	0	1	Х	Repeated START will be transmitted
		No TWDR action or	0	1	1	Х	STOP condition will be transmitted and
		No TWDR action	1	1	1	x	TWSTO flag will be reset STOP condition followed by a START condition will be transmitted and TWSTO flag will be reset
0x28	Data byte has been transmit- ted:	Load data byte or	0	0	1	х	Data byte will be transmitted and ACK or NOT ACK will be received
	ACK has been received	No TWDR action or	1	0	1	Х	Repeated START will be transmitted
		No TWDR action or	0	1	1	х	STOP condition will be transmitted and TWSTO flag will be reset
		No TWDR action	1	1	1	х	STOP condition followed by a START condition will be transmitted and TWSTO flag will be reset
0x30	Data byte has been transmit- ted;	Load data byte or	0	0	1	х	Data byte will be transmitted and ACK or NOT ACK will be received
	NOT ACK has been received	No TWDR action or	1	0	1	х	Repeated START will be transmitted
		No TWDR action or	0	1	1	х	STOP condition will be transmitted and TWSTO flag will be reset
		No TWDR action	1	1	1	х	STOP condition followed by a START condition will be transmitted and TWSTO flag will be reset
0x38	Arbitration lost in SLA+W or data bytes	No TWDR action or	0	0	1	х	Two-wire Serial Bus will be released and not ad- dressed slave mode entered
		No TWDR action	1	0	1	х	A START condition will be transmitted when the bus becomes free





Figure 97. Formats and States in the Master Transmitter Mode



#### Master Receiver Mode

In the Master Receiver mode, a number of data bytes are received from a slave transmitter (see Figure 98). In order to enter a Master mode, a START condition must be transmitted. The format of the following address packet determines whether Master Transmitter or Master Receiver mode is to be entered. If SLA+W is transmitted, MT mode is entered, if SLA+R is transmitted, MR mode is entered. All the status codes mentioned in this section assume that the prescaler bits are zero or are masked to zero.

#### Figure 98. Data Transfer in Master Receiver Mode



A START condition is sent by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
Value	1	Х	1	0	Х	1	0	Х

TWEN must be written to one to enable the Two-wire Serial Interface, TWSTA must be written to one to transmit a START condition and TWINT must be set to clear the TWINT flag. The TWI will then test the Two-wire Serial Bus and generate a START condition as soon as the bus becomes free. After a START condition has been transmitted, the TWINT flag is set by hardware, and the status code in TWSR will be 0x08 (see Table 88). In order to enter MR mode, SLA+R must be transmitted. This is done by writing SLA+R to TWDR. Thereafter the TWINT bit should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
Value	1	Х	0	0	Х	1	0	Х

When SLA+R have been transmitted and an acknowledgment bit has been received, TWINT is set again and a number of status codes in TWSR are possible. Possible status codes in Master mode are 0x38, 0x40, or 0x48. The appropriate action to be taken for each of these status codes is detailed in Table 89. Received data can be read from the TWDR Register when the TWINT flag is set high by hardware. This scheme is repeated until the last byte has been received. After the last byte has been received, the MR should inform the ST by sending a NACK after the last received data byte. The transfer is ended by generating a STOP condition or a repeated START condition. A STOP condition is generated by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
Value	1	Х	0	1	Х	1	0	Х

A REPEATED START condition is generated by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	тwwс	TWEN	-	TWIE
Value	1	Х	1	0	Х	1	0	Х


After a repeated START condition (state 0x10) the Two-wire Serial Interface can access the same slave again, or a new slave without transmitting a STOP condition. Repeated START enables the master to switch between slaves, Master Transmitter mode and Master Receiver mode without losing control over the bus.

Table 89. Status Codes for Master Receiver Mode

Status Code		Applica	tion Soft	ware Res	sponse		
(TWSR) Prescaler Bits	Status of the Two-wire Serial Bus and Two-wire Serial Inter-			То	TWCR		
are 0	face Hardware	To/from TWDR	STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0x08	A START condition has been transmitted	Load SLA+R	0	0	1	х	SLA+R will be transmitted ACK or NOT ACK will be received
0x10	A repeated START condition has been transmitted	Load SLA+R or	0	0	1	х	SLA+R will be transmitted ACK or NOT ACK will be received
		Load SLA+W	0	0	1	х	SLA+W will be transmitted Logic will switch to Master Transmitter mode
0x38	Arbitration lost in SLA+R or NOT ACK bit	No TWDR action or	0	0	1	х	Two-wire Serial Bus will be released and not ad- dressed Slave mode will be entered
		No TWDR action	1	0	1	Х	A START condition will be transmitted when the bus becomes free
0x40	SLA+R has been transmitted; ACK has been received	No TWDR action or	0	0	1	0	Data byte will be received and NOT ACK will be returned
		No TWDR action	0	0	1	1	Data byte will be received and ACK will be returned
0x48	SLA+R has been transmitted;	No TWDR action or	1	0	1	Х	Repeated START will be transmitted
	NOT ACK has been received	No TWDR action or	0	1	1	Х	STOP condition will be transmitted and TWSTO flag will be reset
		No TWDR action	1	1	1	Х	STOP condition followed by a START condition will be transmitted and TWSTO flag will be reset
0x50	Data byte has been received; ACK has been returned	Read data byte or	0	0	1	0	Data byte will be received and NOT ACK will be returned
		Read data byte	0	0	1	1	Data byte will be received and ACK will be returned
0x58	Data byte has been received;	Read data byte or	1	0	1	Х	Repeated START will be transmitted
	NOT ACK has been returned	Read data byte or	0	1	1	Х	STOP condition will be transmitted and TWSTO flag will be reset
		Read data byte	1	1	1	Х	STOP condition followed by a START condition will be transmitted and TWSTO flag will be reset





Figure 99. Formats and States in the Master Receiver Mode



### **Slave Receiver Mode**

In the Slave Receiver mode, a number of data bytes are received from a master transmitter (see Figure 100). All the status codes mentioned in this section assume that the prescaler bits are zero or are masked to zero.





To initiate the Slave Receiver mode, TWAR and TWCR must be initialized as follows:

TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE
Value			Device's	s Own Slave	Address			

The upper seven bits are the address to which the Two-wire Serial Interface will respond when addressed by a master. If the LSB is set, the TWI will respond to the general call address (0x00), otherwise it will ignore the general call address.

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
Value	0	1	0	0	0	1	0	Х

TWEN must be written to one to enable the TWI. The TWEA bit must be written to one to enable the acknowledgment of the device's own slave address or the general call address. TWSTA and TWSTO must be written to zero.

When TWAR and TWCR have been initialized, the TWI waits until it is addressed by its own slave address (or the general call address if enabled) followed by the data direction bit. If the direction bit is "0" (write), the TWI will operate in SR mode, otherwise ST mode is entered. After its own slave address and the write bit have been received, the TWINT flag is set and a valid status code can be read from TWSR. The status code is used to determine the appropriate software action. The appropriate action to be taken for each status code is detailed in Table 90. The Slave Receiver mode may also be entered if arbitration is lost while the TWI is in the Master mode (see states 0x68 and 0x78).

If the TWEA bit is reset during a transfer, the TWI will return a "Not Acknowledge" ("1") to SDA after the next received data byte. This can be used to indicate that the slave is not able to receive any more bytes. While TWEA is zero, the TWI does not acknowledge its own slave address. However, the Two-wire Serial Bus is still monitored and address recognition may resume at any time by setting TWEA. This implies that the TWEA bit may be used to temporarily isolate the TWI from the Two-wire Serial Bus.

In all sleep modes other than Idle mode, the clock system to the TWI is turned off. If the TWEA bit is set, the interface can still acknowledge its own slave address or the general call address by using the Two-wire Serial Bus clock as a clock source. The part will then wake-up from sleep and the TWI will hold the SCL clock low during the wake up and until the TWINT flag is cleared (by writing it to one). Further data reception will be carried out as normal, with the AVR clocks



running as normal. Observe that if the AVR is set up with a long start-up time, the SCL line may be held low for a long time, blocking other data transmissions.

Note that the Two-wire Serial Interface Data Register – TWDR does not reflect the last byte present on the bus when waking up from these Sleep modes.

Status Code		Applica	tion Soft	ware Res	sponse		
(TWSR) Prescaler Bits	Status of the Two-wire Serial Bus and Two-wire Serial Interface			Tc	TWCR		
Are 0	Hardware	To/from TWDR	STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0x60	Own SLA+W has been received; ACK has been returned	No TWDR action or	Х	0	1	0	Data byte will be received and NOT ACK will be returned
		No TWDR action	Х	0	1	1	Data byte will be received and ACK will be returned
0x68	Arbitration lost in SLA+R/W as master; own SLA+W has been received; ACK has been returned	No TWDR action or No TWDR action	x x	0	1	0	Data byte will be received and NOT ACK will be returned Data byte will be received and ACK will be returned
0x70	General call address has been received; ACK has been returned	No TWDR action or	X	0	1	0	Data byte will be received and ACK will be returned
	received, ACK has been returned	No TWDR action	х	0	1	1	Data byte will be received and ACK will be returned
0x78	Arbitration lost in SLA+R/W as master; General call address has	No TWDR action or	Х	0	1	0	Data byte will be received and NOT ACK will be returned
	been received; ACK has been returned	No TWDR action	х	0	1	1	Data byte will be received and ACK will be returned
0x80	Previously addressed with own SLA+W; data has been received;	Read data byte or	Х	0	1	0	Data byte will be received and NOT ACK will be returned
	ACK has been returned	Read data byte	Х	0	1	1	Data byte will be received and ACK will be returned
0x88	Previously addressed with own SLA+W; data has been received;	Read data byte or	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA
	NOT ACK has been returned	Read data byte or	0	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized;
		Read data byte or	1	0	1	0	GCA will be recognized if TWGCE = "1" Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free
		Read data byte	1	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free
0x90	Previously addressed with general call; data has been re-	Read data byte or	Х	0	1	0	Data byte will be received and NOT ACK will be returned
	ceived; ACK has been returned	Read data byte	х	0	1	1	Data byte will be received and ACK will be returned
0x98	Previously addressed with general call; data has been	Read data byte or	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA
	received; NOT ACK has been returned	Read data byte or	0	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized;
		Read data byte or	1	0	1	0	GCA will be recognized if TWGCE = "1" Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free
		Read data byte	1	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free
0xA0	A STOP condition or repeated START condition has been	No Action	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA
	received while still addressed as slave		0	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"
			1	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free
			1	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free

Table 90. Status Codes for Slave Receiver Mode





 $\binom{n}{}$ 

### Figure 101. Formats and States in the Slave Receiver Mode

From slave to master

This number (contained in TWSR) corresponds to a defined state of the Two-wire Serial Bus. The prescaler bits are zero or masked to zero



### Slave Transmitter Mode

In the Slave Transmitter mode, a number of data bytes are transmitted to a master receiver (see Figure 102). All the status codes mentioned in this section assume that the prescaler bits are zero or are masked to zero.





To initiate the Slave Transmitter mode, TWAR and TWCR must be initialized as follows:

TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE
Value			Device's	s Own Slave	Address			

The upper seven bits are the address to which the Two-wire Serial Interface will respond when addressed by a master. If the LSB is set, the TWI will respond to the general call address (0x00), otherwise it will ignore the general call address.

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
Value	0	1	0	0	0	1	0	Х

TWEN must be written to one to enable the TWI. The TWEA bit must be written to one to enable the acknowledgment of the device's own slave address or the general call address. TWSTA and TWSTO must be written to zero.

When TWAR and TWCR have been initialized, the TWI waits until it is addressed by its own slave address (or the general call address if enabled) followed by the data direction bit. If the direction bit is "1" (read), the TWI will operate in ST mode, otherwise SR mode is entered. After its own slave address and the write bit have been received, the TWINT flag is set and a valid status code can be read from TWSR. The status code is used to determine the appropriate software action. The appropriate action to be taken for each status code is detailed in Table 91. The Slave Transmitter mode may also be entered if arbitration is lost while the TWI is in the Master mode (see state 0xB0).

If the TWEA bit is written to zero during a transfer, the TWI will transmit the last byte of the transfer. State 0xC0 or state 0xC8 will be entered, depending on whether the master receiver transmits a NACK or ACK after the final byte. The TWI is switched to the not addressed Slave mode, and will ignore the master if it continues the transfer. Thus the master receiver receives all "1" as serial data. State 0xC8 is entered if the master demands additional data bytes (by transmitting ACK), even though the slave has transmitted the last byte (TWEA zero and expecting NACK from the master).

While TWEA is zero, the TWI does not respond to its own slave address. However, the Two-wire Serial Bus is still monitored and address recognition may resume at any time by setting TWEA. This implies that the TWEA bit may be used to temporarily isolate the TWI from the Two-wire Serial Bus.



In all sleep modes other than Idle mode, the clock system to the TWI is turned off. If the TWEA bit is set, the interface can still acknowledge its own slave address or the general call address by using the Two-wire Serial Bus clock as a clock source. The part will then wake up from sleep and the TWI will hold the SCL clock will low during the wake up and until the TWINT flag is cleared (by writing it to one). Further data transmission will be carried out as normal, with the AVR clocks running as normal. Observe that if the AVR is set up with a long start-up time, the SCL line may be held low for a long time, blocking other data transmissions.

Note that the Two-wire Serial Interface Data Register – TWDR – does not reflect the last byte present on the bus when waking up from these sleep modes.

Status Code		Applica	tion Soft	ware Res	sponse		
(TWSR) Prescaler	Status of the Two-wire Serial Bus and Two-wire Serial Interface			Тс	TWCR		
Bits are 0	Hardware	To/from TWDR	STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0xA8	Own SLA+R has been received; ACK has been returned	Load data byte or	Х	0	1	0	Last data byte will be transmitted and NOT ACK shoul be received
		Load data byte	х	0	1	1	Data byte will be transmitted and ACK should be re- ceived
0xB0	Arbitration lost in SLA+R/W as master; own SLA+R has been	Load data byte or	х	0	1	0	Last data byte will be transmitted and NOT ACK shoul be received
	received; ACK has been returned	Load data byte	Х	0	1	1	Data byte will be transmitted and ACK should be received
0xB8	Data byte in TWDR has been transmitted; ACK has been	Load data byte or	х	0	1	0	Last data byte will be transmitted and NOT ACK should be received
	received	Load data byte	Х	0	1	1	Data byte will be transmitted and ACK should be re- ceived
0xC0	Data byte in TWDR has been transmitted; NOT ACK has been	No TWDR action or	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA
received	No TWDR action or	0	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"	
		No TWDR action or	1	0	1	0	Solve will be recognized in TWGCE – T Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free
		No TWDR action	1	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free
0xC8	Last data byte in TWDR has been transmitted (TWEA = "0"); ACK	No TWDR action or	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA
	has been received	No TWDR action or	0	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"
		No TWDR action or	1	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free
		No TWDR action	1	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free

Table 91. Status Codes for Slave Transmitter Mode



Reception of the own slave address and one or more data bytes	S	SLA F	R A		DATA	A	DATA	Ā	P or S	
Arbitration lost as master			\$A8			\$B8		\$C0		
and addressed as slave			A \$B0	)						
Last data byte transmitted. Switched to not addressed slave (TWEA = '0')								A \$C8	All 1's	P or S
From maste			DATA	A	Any number o and their asso This number ( to a defined sl	ciated ackn	n TWSR) co	rresponds	3	

Figure 103. Formats and States in the Slave Transmitter Mode

**Miscellaneous States** There are two status codes that do not correspond to a defined TWI state, see Table 92.

Status 0xF8 indicates that no relevant information is available because the TWINT flag is not set. This occurs between other states, and when the TWI is not involved in a serial transfer.

Status 0x00 indicates that a bus error has occurred during a Two-wire Serial Bus transfer. A bus error occurs when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte, or an acknowledge bit. When a bus error occurs, TWINT is set. To recover from a bus error, the TWSTO flag must set and TWINT must be cleared by writing a logic one to it. This causes the TWI to enter the not addressed Slave mode and to clear the TWSTO flag (no other bits in TWCR are affected). The SDA and SCL lines are released, and no STOP condition is transmitted.

Status Code		Applica	tion Soft	ware Res	sponse		
(TWSR) Prescaler Bits	Status of the Two-wire Serial Bus and Two-wire Serial Inter-			Тс	TWCR		
are 0	face hardware	To/from TWDR	STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0xF8	No relevant state information available; TWINT = "0"	No TWDR action		No TV	VCR action		Wait or proceed current transfer
0x00	Bus error due to an illegal START or STOP condition	No TWDR action	0	1	1	х	Only the internal hardware is affected, no STOP condi- tion is sent on the bus. In all cases, the bus is released and TWSTO is cleared.



### Combining Several TWI Modes

In some cases, several TWI modes must be combined in order to complete the desired action. Consider for example reading data from a serial EEPROM. Typically, such a transfer involves the following steps:

- 1. The transfer must be initiated.
- 2. The EEPROM must be instructed what location should be read.
- 3. The reading must be performed.
- 4. The transfer must be finished.

Note that data is transmitted both from Master to Slave and vice versa. The Master must instruct the slave what location it wants to read, requiring the use of the MT mode. Subsequently, data must be read from the slave, implying the use of the MR mode. Thus, the transfer direction must be changed. The Master must keep control of the bus during all these steps, and the steps should be carried out as an atomic operation. If this principle is violated in a multimaster system, another master can alter the data pointer in the EEPROM between steps 2 and 3, and the master will read the wrong data location. Such a change in transfer direction is accomplished by transmitting a REPEATED START between the transmission of the address byte and reception of the data. After a REPEATED START, the master keeps ownership of the bus. The following figure shows the flow in this transfer.

### Figure 104. Combining Several TWI Modes to Access a Serial EEPROM



### Multi-master Systems and Arbitration

If multiple masters are connected to the same bus, transmissions may be initiated simultaneously by one or more of them. The TWI standard ensures that such situations are handled in such a way that one of the masters will be allowed to proceed with the transfer, and that no data will be lost in the process. An example of an arbitration situation is depicted below, where two masters are trying to transmit data to a slave receiver.





Several different scenarios may arise during arbitration, as described below:



- Two or more masters are performing identical communication with the same slave. In this case, neither the slave nor any of the masters will know about the bus contention.
- Two or more masters are accessing the same slave with different data or direction bit. In this case, arbitration will occur, either in the READ/WRITE bit or in the data bits. The masters trying to output a one on SDA while another master outputs a zero will lose the arbitration. Losing masters will switch to not addressed Slave mode or wait until the bus is free and transmit a new START condition, depending on application software action.
- Two or more masters are accessing different slaves. In this case, arbitration will occur in the SLA bits. Masters trying to output a one on SDA while another master outputs a zero will lose the arbitration. Masters losing arbitration in SLA will switch to Slave mode to check if they are being addressed by the winning master. If addressed, they will switch to SR or ST mode, depending on the value of the READ/WRITE bit. If they are not being addressed, they will switch to not addressed Slave mode or wait until the bus is free and transmit a new START condition, depending on application software action.

This is summarized in Figure 106. Possible status values are given in circles.



### Figure 106. Possible Status Codes Caused by Arbitration



### Analog Comparator

The Analog Comparator compares the input values on the positive pin AIN0 and negative pin AIN1. When the voltage on the positive pin AIN0 is higher than the voltage on the negative pin AIN1, the Analog Comparator output, ACO, is set. The comparator's output can be set to trigger the Timer/Counter1 Input Capture function. In addition, the comparator can trigger a separate interrupt, exclusive to the Analog Comparator. The user can select Interrupt triggering on comparator output rise, fall or toggle. A block diagram of the comparator and its surrounding logic is shown in Figure 107.





Notes: 1. See Table 94 on page 229.

2. Refer to Figure 1 on page 2 and Table 30 on page 74 for Analog Comparator pin placement.

### SFIOR – Special Function IO Register

Bit	7	6	5	4	3	2	1	0	
0x20 (0x40)	TSM	-	-	-	ACME	PUD	PSR2	PSR10	SFIOR
Read/Write	R/W	R	R	R	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

### • Bit 3 – ACME: Analog Comparator Multiplexer Enable

When this bit is written logic one and the ADC is switched off (ADEN in ADCSRA is zero), the ADC multiplexer selects the negative input to the Analog Comparator. When this bit is written logic zero, AIN1 is applied to the negative input of the Analog Comparator. For a detailed description of this bit, see "Analog Comparator Multiplexed Input" on page 229.



ACSR – Analog Comparator Control and Status Register

Bit	7	6	5	4	3	2	1	0	_
0x08 (0x28)	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	ACSR
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	N/A	0	0	0	0	0	

### • Bit 7 – ACD: Analog Comparator Disable

When this bit is written logic one, the power to the Analog Comparator is switched off. This bit can be set at any time to turn off the Analog Comparator. This will reduce power consumption in Active and Idle mode. When changing the ACD bit, the Analog Comparator Interrupt must be disabled by clearing the ACIE bit in ACSR. Otherwise an interrupt can occur when the bit is changed.

### Bit 6 – ACBG: Analog Comparator Bandgap Select

When this bit is set, a fixed bandgap reference voltage replaces the positive input to the Analog Comparator. When this bit is cleared, AIN0 is applied to the positive input of the Analog Comparator. See "Internal Voltage Reference" on page 56.

### • Bit 5 – ACO: Analog Comparator Output

The output of the Analog Comparator is synchronized and then directly connected to ACO. The synchronization introduces a delay of 1 - 2 clock cycles.

### Bit 4 – ACI: Analog Comparator Interrupt Flag

This bit is set by hardware when a comparator output event triggers the interrupt mode defined by ACIS1 and ACIS0. The Analog Comparator Interrupt routine is executed if the ACIE bit is set and the I-bit in SREG is set. ACI is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ACI is cleared by writing a logic one to the flag.

### Bit 3 – ACIE: Analog Comparator Interrupt Enable

When the ACIE bit is written logic one and the I-bit in the Status Register is set, the Analog Comparator interrupt is activated. When written logic zero, the interrupt is disabled.

### • Bit 2 – ACIC: Analog Comparator Input Capture Enable

When written logic one, this bit enables the Input Capture function in Timer/Counter1 to be triggered by the Analog Comparator. The comparator output is in this case directly connected to the Input Capture front-end logic, making the comparator utilize the noise canceler and edge select features of the Timer/Counter1 Input Capture interrupt. When written logic zero, no connection between the Analog Comparator and the Input Capture function exists. To make the comparator trigger the Timer/Counter1 Input Capture interrupt, the TICIE1 bit in the Timer Interrupt Mask Register (TIMSK) must be set.



#### Bits 1, 0 – ACIS1, ACIS0: Analog Comparator Interrupt Mode Select

These bits determine which comparator events that trigger the Analog Comparator interrupt. The different settings are shown in Table 93.

Table 93.	ACIS1/ACIS0 Settings	
-----------	----------------------	--

ACIS1	ACIS0	Interrupt Mode
0	0	Comparator Interrupt on Output Toggle.
0	1	Reserved
1	0	Comparator Interrupt on Falling Output Edge.
1	1	Comparator Interrupt on Rising Output Edge.

When changing the ACIS1/ACIS0 bits, the Analog Comparator Interrupt must be disabled by clearing its Interrupt Enable bit in the ACSR Register. Otherwise an interrupt can occur when the bits are changed.

### Analog Comparator Multiplexed Input

It is possible to select any of the ADC7..0 pins to replace the negative input to the Analog Comparator. The ADC multiplexer is used to select this input, and consequently, the ADC must be switched off to utilize this feature. If the Analog Comparator Multiplexer Enable bit (ACME in SFIOR) is set and the ADC is switched off (ADEN in ADCSRA is zero), MUX2..0 in ADMUX select the input pin to replace the negative input to the Analog Comparator, as shown in Table 94. If ACME is cleared or ADEN is set, AIN1 is applied to the negative input to the Analog Comparator.

Table 94.	Analog	Comparator	<sup>.</sup> Multi	plexed	Input

ACME	ADEN	MUX20	Analog Comparator Negative Input
0	х	ххх	AIN1
1	1	ххх	AIN1
1	0	000	ADC0
1	0	001	ADC1
1	0	010	ADC2
1	0	011	ADC3
1	0	100	ADC4
1	0	101	ADC5
1	0	110	ADC6
1	0	111	ADC7



### Analog to Digital Converter

Features

- 10-bit Resolution
- 0.75 LSB Integral Non-linearity
- ±1.5 LSB Absolute Accuracy
- 13 μs 260 μs Conversion Time
- Up to 15 kSPS at Maximum Resolution
- Eight Multiplexed Single Ended Input Channels
- Seven Differential Input Channels
- Two Differential Input Channels with Optional Gain of 10x and 200x
- Optional Left Adjustment for ADC Result Readout
- 0V V<sub>CC</sub> ADC Input Voltage Range
- 2.7V V<sub>CC</sub> Differential ADC Voltage Range
- Selectable 2.56V ADC Reference Voltage
- Free Running or Single Conversion Mode
- ADC Start Conversion by Auto Triggering on Interrupt Sources
- Interrupt on ADC Conversion Complete
- Sleep Mode Noise Canceler

The ATmega64 features a 10-bit successive approximation ADC. The ADC is connected to an 8-channel Analog Multiplexer which allows eight single-ended voltage inputs constructed from the pins of Port F. The single-ended voltage inputs refer to 0V (GND).

The device also supports 16 differential voltage input combinations. Two of the differential inputs (ADC1, ADC0 and ADC3, ADC2) are equipped with a programmable gain stage, providing amplification steps of 0 dB (1x), 20 dB (10x), or 46 dB (200x) on the differential input voltage before the A/D conversion. Seven differential analog input channels share a common negative terminal (ADC1), while any other ADC input can be selected as the positive input terminal. If 1x or 10x gain is used, 8-bit resolution can be expected. If 200x gain is used, 7-bit resolution can be expected.

The ADC contains a Sample and Hold circuit which ensures that the input voltage to the ADC is held at a constant level during conversion. A block diagram of the ADC is shown in Figure 108.

The ADC has a separate analog supply voltage pin, AVCC. AVCC must not differ more than  $\pm 0.3V$  from V<sub>CC</sub>. See the paragraph "ADC Noise Canceler" on page 237 on how to connect this pin.

Internal reference voltages of nominally 2.56V or AVCC are provided On-chip. The voltage reference may be externally decoupled at the AREF pin by a capacitor for better noise performance.





Figure 108. Analog to Digital Converter Block Schematic

### Operation

The ADC converts an analog input voltage to a 10-bit digital value through successive approximation. The minimum value represents GND and the maximum value represents the voltage on the AREF pin minus 1 LSB. Optionally, AVCC or an internal 2.56V reference voltage may be connected to the AREF pin by writing to the REFSn bits in the ADMUX Register. The internal voltage reference may thus be decoupled by an external capacitor at the AREF pin to improve noise immunity.

The analog input channel and differential gain are selected by writing to the MUX bits in ADMUX. Any of the ADC input pins, as well as GND and a fixed bandgap voltage reference, can be selected as single ended inputs to the ADC. A selection of ADC input pins can be selected as positive and negative inputs to the differential gain amplifier.

If differential channels are selected, the differential gain stage amplifies the voltage difference between the selected input channel pair by the selected gain factor. This amplified value then becomes the analog input to the ADC. If single ended channels are used, the gain amplifier is bypassed altogether.



The ADC is enabled by setting the ADC Enable bit, ADEN in ADCSRA. Voltage reference and input channel selections will not go into effect until ADEN is set. The ADC does not consume power when ADEN is cleared, so it is recommended to switch off the ADC before entering power saving sleep modes.

The ADC generates a 10-bit result which is presented in the ADC Data Registers, ADCH and ADCL. By default, the result is presented right adjusted, but can optionally be presented left adjusted by setting the ADLAR bit in ADMUX.

If the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH. Otherwise, ADCL must be read first, then ADCH, to ensure that the content of the data registers belongs to the same conversion. Once ADCL is read, ADC access to data registers is blocked. This means that if ADCL has been read, and a conversion completes before ADCH is read, neither register is updated and the result from the conversion is lost. When ADCH is read, ADC access to the ADCH and ADCL Registers is re-enabled.

The ADC has its own interrupt which can be triggered when a conversion completes. When ADC access to the data registers is prohibited between reading of ADCH and ADCL, the interrupt will trigger even if the result is lost.

# Starting aA single conversion is started by writing a logical one to the ADC Start Conversion bit, ADSC.ConversionThis bit stays high as long as the conversion is in progress and will be cleared by hardware<br/>when the conversion is completed. If a different data channel is selected while a conversion is in<br/>progress, the ADC will finish the current conversion before performing the channel change.

Alternatively, a conversion can be triggered automatically by various sources. Auto Triggering is enabled by setting the ADC Auto Trigger Enable bit, ADATE in ADCSRA. The trigger source is selected by setting the ADC Trigger Select bits, ADTS in ADCSRB (see description of the ADTS bits for a list of the trigger sources). When a positive edge occurs on the selected trigger signal, the ADC prescaler is reset and a conversion is started. This provides a method of starting conversions at fixed intervals. If the trigger signal still is set when the conversion completes, a new conversion will not be started. If another positive edge occurs on the trigger signal during conversion, the edge will be ignored. Note that an interrupt flag will be set even if the specific interrupt is disabled or the Global Interrupt Enable bit in SREG is cleared. A conversion can thus be triggered without causing an interrupt. However, the interrupt flag must be cleared in order to trigger a new conversion at the next interrupt event.





Using the ADC Interrupt Flag as a trigger source makes the ADC start a new conversion as soon as the ongoing conversion has finished. The ADC then operates in Free Running mode, con-



stantly sampling and updating the ADC Data Register. The first conversion must be started by writing a logical one to the ADSC bit in ADCSRA. In this mode the ADC will perform successive conversions independently of whether the ADC Interrupt Flag, ADIF is cleared or not.

If Auto Triggering is enabled, single conversions can be started by writing ADSC in ADCSRA to one. ADSC can also be used to determine if a conversion is in progress. The ADSC bit will be read as one during a conversion, independently of how the conversion was started.



Figure 110. ADC Prescaler



By default, the successive approximation circuitry requires an input clock frequency between 50 kHz and 200 kHz to get maximum resolution. If a lower resolution than 10 bits is needed, the input clock frequency to the ADC can be higher than 200 kHz to get a higher sample rate.



The ADC module contains a prescaler, which generates an acceptable ADC clock frequency from any CPU frequency above 100 kHz. The prescaling is set by the ADPS bits in ADCSRA. The prescaler starts counting from the moment the ADC is switched on by setting the ADEN bit in ADCSRA. The prescaler keeps running for as long as the ADEN bit is set, and is continuously reset when ADEN is low.

When initiating a single ended conversion by setting the ADSC bit in ADCSRA, the conversion starts at the following rising edge of the ADC clock cycle. See "Differential Gain Channels" on page 236 for details on differential conversion timing.

A normal conversion takes 13 ADC clock cycles. The first conversion after the ADC is switched on (ADEN in ADCSRA is set) takes 25 ADC clock cycles in order to initialize the analog circuitry.

The actual sample-and-hold takes place 1.5 ADC clock cycles after the start of a normal conversion and 13.5 ADC clock cycles after the start of a first conversion. When a conversion is complete, the result is written to the ADC Data Registers, and ADIF is set. In Single Conversion mode, ADSC is cleared simultaneously. The software may then set ADSC again, and a new conversion will be initiated on the first rising ADC clock edge.

When Auto Triggering is used, the prescaler is reset when the trigger event occurs. This assures a fixed delay from the trigger event to the start of conversion. In this mode, the sample-and-hold takes place two ADC clock cycles after the rising edge on the trigger source signal. Three additional CPU clock cycles are used for synchronization logic.

When using Differential mode, along with auto trigging from a source other that the ADC Conversion Complete, each conversion will require 25 ADC clocks. This is because the ADC must be disabled and re-enabled after every conversion.

In Free Running mode, a new conversion will be started immediately after the conversion completes, while ADSC remains high. For a summary of conversion times, see Table 95.



### Figure 111. ADC Timing Diagram, First Conversion (Single Conversion Mode)











Figure 114. ADC Timing Diagram, Free Running Conversion





### Table 95. ADC Conversion Time

Condition	Sample & Hold (Cycles from Start of Conversion)	Conversion Time (Cycles)
First conversion	13.5	25
Normal conversions, single ended	1.5	13
Auto Triggered conversions	2	13.5
Normal conversions, differential	1.5/2.5	13/14

### Differential Gain Channels

When using differential gain channels, certain aspects of the conversion need to be taken into consideration.

Differential conversions are synchronized to the internal clock  $CK_{ADC2}$  equal to half the ADC clock. This synchronization is done automatically by the ADC interface in such a way that the sample-and-hold occurs at a specific phase of  $CK_{ADC2}$ . A conversion initiated by the user (that is, all single conversions, and the first free running conversion) when  $CK_{ADC2}$  is low will take the same amount of time as a single ended conversion (13 ADC clock cycles from the next prescaled clock cycle). A conversion initiated by the user when  $CK_{ADC2}$  is high will take 14 ADC clock cycles due to the synchronization mechanism. In Free Running mode, a new conversion is initiated immediately after the previous conversion completes, and since  $CK_{ADC2}$  is high at this time, all automatically started (that is, all but the first) free running conversions will take 14 ADC clock cycles.

The gain stage is optimized for a bandwidth of 4 kHz at all gain settings. Higher frequencies may be subjected to non-linear amplification. An external low-pass filter should be used if the input signal contains higher frequency components than the gain stage bandwidth. Note that the ADC clock frequency is independent of the gain stage bandwidth limitation. For example, the ADC clock period may be 6 µs, allowing a channel to be sampled at 12 kSPS, regardless of the bandwidth of this channel.

If differential gain channels are used and conversions are started by Auto Triggering, the ADC must be switched off between conversions. When Auto Triggering is used, the ADC prescaler is reset before the conversion is started. Since the gain stage is dependent of a stable ADC clock prior to the conversion, this conversion will not be valid. By disabling and then re-enabling the ADC between each conversion (writing ADEN in ADCSRA to "0" then to "1"), only extended conversions are performed. The result from the extended conversions will be valid. See "Prescaling and Conversion Timing" on page 233 for timing details.

Changing Channel or Reference Selection Selection The MUXn and REFS1:0 bits in the ADMUX Register are single buffered through a temporary register to which the CPU has random access. This ensures that the channels and reference selection only takes place at a safe point during the conversion. The channel and reference selection is continuously updated until a conversion is started. Once the conversion starts, the channel and reference selection is locked to ensure a sufficient sampling time for the ADC. Continuous updating resumes in the last ADC clock cycle before the conversion completes (ADIF in ADCSRA is set). Note that the conversion starts on the following rising ADC clock edge after ADSC is written. The user is thus advised not to write new channel or reference selection values to ADMUX until one ADC clock cycle after ADSC is written.

If Auto Triggering is used, the exact time of the triggering event can be indeterministic. Special care must be taken when updating the ADMUX Register, in order to control which conversion will be affected by the new settings.

If both ADATE and ADEN is written to one, an interrupt event can occur at any time. If the ADMUX Register is changed in this period, the user cannot tell if the next conversion is based on the old or the new settings. ADMUX can be safely updated in the following ways:



- 1. When ADATE or ADEN is cleared.
- 2. During conversion, minimum one ADC clock cycle after the trigger event.
- 3. After a conversion, before the interrupt flag used as trigger source is cleared.

When updating ADMUX in one of these conditions, the new settings will affect the next ADC conversion.

Special care should be taken when changing differential channels. Once a differential channel has been selected, the gain stage may take as much as 125  $\mu$ s to stabilize to the new value. Thus conversions should not be started within the first 125  $\mu$ s after selecting a new differential channel. Alternatively, conversion results obtained within this period should be discarded.

The same settling time should be observed for the first differential conversion after changing ADC reference (by changing the REFS1:0 bits in ADMUX).

If the JTAG interface is enabled, the function of ADC channels on PORTF7:4 is overridden. Refer to Table 42, "Port F Pins Alternate Functions," on page 83.

ADC Input Channels When changing channel selections, the user should observe the following guidelines to ensure that the correct channel is selected:

In Single Conversion mode, always select the channel before starting the conversion. The channel selection may be changed one ADC clock cycle after writing one to ADSC. However, the simplest method is to wait for the conversion to complete before changing the channel selection.

In Free Running mode, always select the channel before starting the first conversion. The channel selection may be changed one ADC clock cycle after writing one to ADSC. However, the simplest method is to wait for the first conversion to complete, and then change the channel selection. Since the next conversion has already started automatically, the next result will reflect the previous channel selection. Subsequent conversions will reflect the new channel selection.

When switching to a differential gain channel, the first conversion result may have a poor accuracy due to the required settling time for the automatic offset cancellation circuitry. The user should preferably disregard the first conversion result.

ADC VoltageThe reference voltage for the ADC ( $V_{REF}$ ) indicates the conversion range for the ADC. Single<br/>ended channels that exceed  $V_{REF}$  will result in codes close to 0x3FF.  $V_{REF}$  can be selected as<br/>either AVCC, internal 2.56V reference, or external AREF pin.

AVCC is connected to the ADC through a passive switch. The internal 2.56V reference is generated from the internal bandgap reference ( $V_{BG}$ ) through an internal amplifier. In either case, the external AREF pin is directly connected to the ADC, and the reference voltage can be made more immune to noise by connecting a capacitor between the AREF pin and ground.  $V_{REF}$  can also be measured at the AREF pin with a high impedant voltmeter. Note that  $V_{REF}$  is a high impedant source, and only a capacitive load should be connected in a system.

If the user has a fixed voltage source connected to the AREF pin, the user may not use the other reference voltage options in the application, as they will be shorted to the external voltage. If no external voltage is applied to the AREF pin, the user may switch between AVCC and 2.56V as reference selection. The first ADC conversion result after switching reference voltage source may be inaccurate, and the user is advised to discard this result.

If differential channels are used, the selected reference should not be closer to AVCC than indicated in Table 136 on page 333.

# ADC NoiseThe ADC features a noise canceler that enables conversion during sleep mode to reduce noiseCancelerinduced from the CPU core and other I/O peripherals. The noise canceler can be used with ADC



Noise Reduction and Idle mode. To make use of this feature, the following procedure should be used:

- 1. Make sure that the ADC is enabled and is not busy converting. Single Conversion mode must be selected and the ADC conversion complete interrupt must be enabled.
- 2. Enter ADC Noise Reduction mode (or Idle mode). The ADC will start a conversion once the CPU has been halted.
- 3. If no other interrupts occur before the ADC conversion completes, the ADC interrupt will wake up the CPU and execute the ADC Conversion Complete interrupt routine. If another interrupt wakes up the CPU before the ADC conversion is complete, that interrupt will be executed, and an ADC Conversion Complete interrupt request will be generated when the ADC conversion completes. The CPU will remain in Active mode until a new sleep command is executed.

Note that the ADC will not be automatically turned off when entering other sleep modes than Idle mode and ADC Noise Reduction mode. The user is advised to write zero to ADEN before entering such sleep modes to avoid excessive power consumption. If the ADC is enabled in such sleep modes and the user wants to perform differential conversions, the user is advised to switch the ADC off and on after waking up from sleep to prompt an extended conversion to get a valid result.

**Analog Input Circuitry** The analog input circuitry for single ended channels is illustrated in Figure 115. An analog source applied to ADCn is subjected to the pin capacitance and input leakage of that pin, regardless of whether that channel is selected as input for the ADC. When the channel is selected, the source must drive the S/H capacitor through the series resistance (combined resistance in the input path).

The ADC is optimized for analog signals with an output impedance of approximately 10 k $\Omega$  or less. If such a source is used, the sampling time will be negligible. If a source with higher impedance is used, the sampling time will depend on how long time the source needs to charge the S/H capacitor, with can vary widely. The user is recommended to only use low impedant sources with slowly varying signals, since this minimizes the required charge transfer to the S/H capacitor.

If differential gain channels are used, the input circuitry looks somewhat different, although source impedances of a few hundred  $k\Omega$  or less is recommended.

Signal components higher than the Nyquist frequency ( $f_{ADC}/2$ ) should not be present for either kind of channels, to avoid distortion from unpredictable signal convolution. The user is advised to remove high frequency components with a low-pass filter before applying the signals as inputs to the ADC.

Figure 115. Analog Input Circuitry





### Analog Noise Canceling Techniques

Digital circuitry inside and outside the device generates EMI which might affect the accuracy of analog measurements. If conversion accuracy is critical, the noise level can be reduced by applying the following techniques:

- 1. Keep analog signal paths as short as possible. Make sure analog tracks run over the ground plane, and keep them well away from high-speed switching digital tracks.
- 2. The AVCC pin on the device should be connected to the digital  $V_{CC}$  supply voltage via an LC network as shown in Figure 116.
- 3. Use the ADC noise canceler function to reduce induced noise from the CPU.
- 4. If any ADC port pins are used as digital outputs, it is essential that these do not switch while a conversion is in progress.

Figure 116. ADC Power Connections



Offset CompensationThe gain stage has a built-in offset cancellation circuitry that nulls the offset of differential mea-<br/>surements as much as possible. The remaining offset in the analog path can be measured<br/>directly by selecting the same channel for both differential inputs. This offset residue can be then<br/>subtracted in software from the measurement results. Using this kind of software based offset<br/>correction, offset on any channel can be reduced below one LSB.

**ADC Accuracy**An n-bit single-ended ADC converts a voltage linearly between GND and  $V_{REF}$  in 2<sup>n</sup> steps**Definitions**(LSBs). The lowest code is read as 0, and the highest code is read as 2<sup>n</sup> - 1.

Several parameters describe the deviation from the ideal behavior:

• Offset: The deviation of the first transition (0x000 to 0x001) compared to the ideal transition (at 0.5 LSB). Ideal value: 0 LSB.



### Figure 117. Offset Error



• Gain Error: After adjusting for offset, the Gain Error is found as the deviation of the last transition (0x3FE to 0x3FF) compared to the ideal transition (at 1.5 LSB below maximum). Ideal value: 0 LSB





 Integral Non-linearity (INL): After adjusting for Offset and Gain Error, the INL is the maximum deviation of an actual transition compared to an ideal transition for any code. Ideal value: 0 LSB.



Figure 119. Integral Non-linearity (INL)



• Differential Non-linearity (DNL): The maximum deviation of the actual code width (the interval between two adjacent transitions) from the ideal code width (1 LSB). Ideal value: 0 LSB.





- Quantization Error: Due to the quantization of the input voltage into a finite number of codes, a range of input voltages (1 LSB wide) will code to the same value. Always ±0.5 LSB.
- Absolute Accuracy: The maximum deviation of an actual (unadjusted) transition compared to an ideal transition for any code. This is the compound effect of Offset, Gain Error, Differential Error, Non-linearity, and Quantization Error. Ideal value: ±0.5 LSB.



### ADC Conversion Result

After the conversion is complete (ADIF is high), the conversion result can be found in the ADC Result registers (ADCL, ADCH).

For single ended conversion, the result is

$$ADC = \frac{V_{IN} \cdot 1024}{V_{REF}}$$

where  $V_{IN}$  is the voltage on the selected input pin and  $V_{REF}$  the selected voltage reference (see Table 97 on page 243 and Table 98 on page 244). 0x000 represents ground, and 0x3FF represents the selected reference voltage minus one LSB.

If differential channels are used, the result is

$$ADC = \frac{(V_{POS} - V_{NEG}) \cdot GAIN \cdot 512}{V_{REF}}$$

where  $V_{POS}$  is the voltage on the positive input pin,  $V_{NEG}$  the voltage on the negative input pin, GAIN the selected gain factor, and  $V_{REF}$  the selected voltage reference. The result is presented in two's complement form, from 0x200 (-512d) through 0x1FF (+511d). Note that if the user wants to perform a quick polarity check of the results, it is sufficient to read the MSB of the result (ADC9 in ADCH). If this bit is one, the result is negative, and if this bit is zero, the result is positive. Figure 121 shows the decoding of the differential input range.

Table 96 shows the resulting output codes if the differential input channel pair (ADCn - ADCm) is selected with a gain of GAIN and a reference voltage of  $V_{REF}$ .

### Figure 121. Differential Measurement Range





V <sub>ADCn</sub>	Read Code	Corresponding Decimal Value
V <sub>ADCm</sub> + V <sub>REF</sub> /GAIN	0x1FF	511
V <sub>ADCm</sub> + 511/512 V <sub>REF</sub> /GAIN	0x1FF	511
V <sub>ADCm</sub> + 510/512 V <sub>REF</sub> /GAIN	0x1FE	510
V <sub>ADCm</sub> + 1/512 V <sub>REF</sub> /GAIN	0x001	1
V <sub>ADCm</sub>	0x000	0
V <sub>ADCm</sub> - 1/512 V <sub>REF</sub> /GAIN	0x3FF	-1
V <sub>ADCm</sub> - 511/512V <sub>REF</sub> /GAIN	0x201	-511
V <sub>ADCm</sub> - V <sub>REF</sub> /GAIN	0x200	-512

Table 96.	Correlation	Between	Input	Voltage	and	Output	Codes
-----------	-------------	---------	-------	---------	-----	--------	-------

Example:

ADMUX = 0xED (ADC3 - ADC2, 10x gain, 2.56V reference, left adjusted result).

Voltage on ADC3 is 300 mV, voltage on ADC2 is 500 mV.

 $ADCR = 512 \times 10 \times (300 - 500) / 2560 = -400 = 0x270.$ 

ADCL will thus read 0x00, and ADCH will read 0x9C. Writing zero to ADLAR right adjusts the result: ADCL = 0x70, ADCH = 0x02.

### ADMUX – ADC Multiplexer Selection Register

Bit	7	6	5	4	3	2	1	0	_
0x07 (0x27)	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	ADMUX
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

### • Bit 7:6 - REFS1:0: Reference Selection Bits

These bits select the voltage reference for the ADC, as shown in Table 97. If these bits are changed during a conversion, the change will not go in effect until this conversion is complete (ADIF in ADCSRA is set). The internal voltage reference options may not be used if an external reference voltage is being applied to the AREF pin.

Table 97. Voltage Reference Selections for ADC

REFS1	REFS0	Voltage Reference Selection
0	0	AREF, Internal Vref turned off.
0	1	AVCC with external capacitor at AREF pin.
1	0	Reserved
1	1	Internal 2.56V Voltage Reference with external capacitor at AREF pin.



### • Bit 5 – ADLAR: ADC Left Adjust Result

The ADLAR bit affects the presentation of the ADC conversion result in the ADC Data Register. Write one to ADLAR to left adjust the result. Otherwise, the result is right adjusted. Changing the ADLAR bit will affect the ADC Data Register immediately, regardless of any ongoing conversions. For a complete description of this bit, see "ADCL and ADCH – The ADC Data Register" on page 246.

### • Bits 4:0 – MUX4:0: Analog Channel and Gain Selection Bits

The value of these bits selects which combination of analog inputs are connected to the ADC. These bits also select the gain for the differential channels. See Table 98 for details. If these bits are changed during a conversion, the change will not go in effect until this conversion is complete (ADIF in ADCSRA is set).

MUX40	Single Ended Input	Positive Differential Input	Negative Differential Input	Gain
00000	ADC0			
00001	ADC1			
00010	ADC2			
00011	ADC3	N/A		
00100	ADC4			
00101	ADC5			
00110	ADC6			
00111	ADC7			
01000		ADC0	ADC0	10x
01001		ADC1	ADC0	10x
01010		ADC0	ADC0	200x
01011		ADC1	ADC0	200x
01100		ADC2	ADC2	10x
01101		ADC3	ADC2	10x
01110		ADC2	ADC2	200x
01111		ADC3	ADC2	200x
10000		ADC0	ADC1	1x
10001		ADC1	ADC1	1x
10010	N/A	ADC2	ADC1	1x
10011		ADC3	ADC1	1x
10100		ADC4	ADC1	1x
10101		ADC5	ADC1	1x
10110		ADC6	ADC1	1x
10111		ADC7	ADC1	1x
11000		ADC0	ADC2	1x
11001		ADC1	ADC2	1x

 Table 98.
 Input Channel and Gain Selections



MUX40	Single Ended Input	Positive Differential Input	Negative Differential Input	Gain
11010		ADC2	ADC2	1x
11011		ADC3	ADC2	1x
11100		ADC4	ADC2	1x
11101		ADC5	ADC2	1x
11110	1.22 V (V <sub>BG</sub> )	N/A		
11111	0 V (GND)			

Table 98. Input Channel and Gain Selections (Continued)

### ADCSRA – ADC Control and Status Register A

Bit	7	6	5	4	3	2	1	0	
0x06 (0x26)	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	ADCSRA
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

### • Bit 7 – ADEN: ADC Enable

Writing this bit to one enables the ADC. By writing it to zero, the ADC is turned off. Turning the ADC off while a conversion is in progress, will terminate this conversion.

### • Bit 6 – ADSC: ADC Start Conversion

In Single Conversion mode, write this bit to one to start each conversion. In Free Running mode, write this bit to one to start the first conversion. The first conversion after ADSC has been written after the ADC has been enabled, or if ADSC is written at the same time as the ADC is enabled, will take 25 ADC clock cycles instead of the normal 13. This first conversion performs initialization of the ADC.

ADSC will read as one as long as a conversion is in progress. When the conversion is complete, it returns to zero. Writing zero to this bit has no effect.

### • Bit 5 – ADATE: ADC Auto Trigger Enable

When this bit is written to one, Auto Triggering of the ADC is enabled. The ADC will start a conversion on a positive edge of the selected trigger signal. The trigger source is selected by setting the ADC Trigger Select bits, ADTS in ADCSRB.

### • Bit 4 – ADIF: ADC Interrupt Flag

This bit is set when an ADC conversion completes and the data registers are updated. The ADC Conversion Complete Interrupt is executed if the ADIE bit and the I-bit in SREG are set. ADIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ADIF is cleared by writing a logical one to the flag. Beware that if doing a Read-Modify-Write on ADCSRA, a pending interrupt can be disabled. This also applies if the SBI and CBI instructions are used.

### • Bit 3 – ADIE: ADC Interrupt Enable

When this bit is written to one and the I-bit in SREG is set, the ADC Conversion Complete Interrupt is activated.



### Bits 2:0 – ADPS2:0: ADC Prescaler Select Bits

These bits determine the division factor between the XTAL frequency and the input clock to the ADC.

Table 99. ADC Prescaler Selections	Table 99.	ADC Prescaler Selections
------------------------------------	-----------	--------------------------

ADPS2	ADPS1	ADPS0	Division Factor
0	0	0	2
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

### ADCL and ADCH – The ADC Data Register

ADLAR = 0

Bit	15	14	13	12	11	10	9	8	
0x05 (0x25)	-	-	-	-	-	-	ADC9	ADC8	ADCH
0x04 (0x24)	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0	ADCL
	7	6	5	4	3	2	1	0	
Read/Write	R	R	R	R	R	R	R	R	
	R	R	R	R	R	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

### ADLAR = 1

Bit	15	14	13	12	11	10	9	8	
0x05 (0x25)	ADC9	ADC8	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADCH
0x04 (0x24)	ADC1	ADC0	-	-	-	-	-	-	ADCL
	7	6	5	4	3	2	1	0	•
Read/Write	R	R	R	R	R	R	R	R	
	R	R	R	R	R	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

When an ADC conversion is complete, the result is found in these two registers. If differential channels are used, the result is presented in two's complement form.

When ADCL is read, the ADC Data Register is not updated until ADCH is read. Consequently, if the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH. Otherwise, ADCL must be read first, then ADCH.

The ADLAR bit in ADMUX, and the MUXn bits in ADMUX affect the way the result is read from the registers. If ADLAR is set, the result is left adjusted. If ADLAR is cleared (default), the result is right adjusted.



### ADC9:0: ADC Conversion Result

These bits represent the result from the conversion, as detailed in "ADC Conversion Result" on page 242.

ADCSRB – ADC Control and Status Register B

Bit	7	6	5	4	3	2	1	0	_
(0x8E)	-	-	-	-	-	ADTS2	ADTS1	ADTS0	ADCSRB
Read/Write	R	R	R	R	R	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

### • Bits 7:3 - Res: Reserved Bits

These bits are reserved bits in the ATmega64 and will always read as zero.

### • Bit 2:0 – ADTS2:0: ADC Auto Trigger Source

If ADATE in ADCSRA is written to one, the value of these bits selects which source will trigger an ADC conversion. If ADATE is cleared, the ADTS2:0 settings will have no effect. A conversion will be triggered by the rising edge of the selected interrupt flag. Note that switching from a trigger source that is cleared to a trigger source that is set, will generate a positive edge on the trigger signal. If ADEN in ADCSRA is set, this will start a conversion. Switching to Free Running mode (ADTS[2:0]=0) will not cause a trigger event, even if the ADC Interrupt Flag is set.

Figure 122.	ADC Auto	Trigger	Source	Selections
-------------	----------	---------	--------	------------

ADTS2	ADTS1	ADTS0	Trigger Source
0	0	0	Free Running mode
0	0	1	Analog Comparator
0	1	0	External Interrupt Request 0
0	1	1	Timer/Counter0 Compare Match
1	0	0	Timer/Counter0 Overflow
1	0	1	Timer/Counter1 Compare Match B
1	1	0	Timer/Counter1 Overflow
1	1	1	Timer/Counter1 Capture Event



### JTAG Interface and On-chip Debug System

Features	<ul> <li>JTAG (IEEE std. 1149.1 Compliant) Interface</li> <li>Boundary-scan Capabilities According to the IEEE std. 1149.1 (JTAG) Standard</li> <li>Debugger Access to: <ul> <li>All Internal Peripheral Units</li> <li>Internal and External RAM</li> <li>The Internal Register File</li> <li>Program Counter</li> <li>EEPROM and Flash Memories</li> </ul> </li> <li>Extensive On-chip Debug Support for Break Conditions, Including <ul> <li>AVR Break Instruction</li> <li>Break on Change of Program Memory Flow</li> <li>Single Step Break</li> <li>Program Memory Break Points on Single Address or Address Range</li> <li>Data Memory Break Points on Single Address or Address Range</li> </ul> </li> <li>Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface</li> <li>On-chip Debugging Supported by AVR Studio<sup>®</sup></li> </ul>
Overview	The AVR IEEE std. 1149.1 compliant JTAG interface can be used for:
	<ul> <li>Testing PCBs by using the JTAG Boundary-scan capability.</li> </ul>
	<ul> <li>Programming the non-volatile memories, Fuses and Lock bits.</li> </ul>
	On-chip debugging.
	A brief description is given in the following sections. Detailed descriptions for Programming via the JTAG interface, and using the Boundary-scan chain can be found in the sections "Programming Via the JTAG Interface" on page 311 and "IEEE 1149.1 (JTAG) Boundary-scan" on page 254, respectively. The On-chip Debug support is considered being private JTAG instructions, and distributed within ATMEL and to selected third party vendors only.
	Figure 123 shows a block diagram of the JTAG interface and the On-chip Debug system. The TAP Controller is a state machine controlled by the TCK and TMS signals. The TAP Controller selects either the JTAG Instruction Register or one of several data registers as the scan chain (Shift Register) between the TDI – input and TDO – output. The Instruction Register holds JTAG instructions controlling the behavior of a data register.
	The ID-Register, Bypass Register, and the Boundary-scan Chain are the data registers used for board-level testing. The JTAG Programming Interface (actually consisting of several physical and virtual data registers) is used for serial programming via the JTAG interface. The Internal Scan Chain and Break Point Scan Chain are used for On-chip debugging only.
TAP – Test Access Port	The JTAG interface is accessed through four of the AVR's pins. In JTAG terminology, these pins constitute the Test Access Port – TAP. These pins are:
	<ul> <li>TMS: Test mode select. This pin is used for navigating through the TAP-controller state machine.</li> </ul>
	TCK: Test clock. JTAG operation is synchronous to TCK.
	<ul> <li>TDI: Test Data In. Serial input data to be shifted in to the Instruction Register or Data Register (Scan Chains).</li> </ul>
	• TDO: Test Data Out. Serial output data from Instruction Register or Data Register.



The IEEE std. 1149.1 also specifies an optional TAP signal; TRST – Test ReSeT – which is not provided.

When the JTAGEN fuse is unprogrammed, these four TAP pins are normal port pins and the TAP controller is in reset. When programmed and the JTD bit in MCUCSR is cleared, the TAP input signals are internally pulled high and the JTAG is enabled for Boundary-scan and programming. In this case, the TAP output pin (TDO) is left floating in states where the JTAG TAP controller is not shifting data, and must therefore be connected to a pull-up resistor or other hardware having pull-ups (for instance the TDI-input of the next device in the scan chain). The device is shipped with this fuse programmed.

For the On-chip Debug system, in addition to the JTAG interface pins, the RESET pin is monitored by the debugger to be able to detect External Reset sources. The debugger can also pull the RESET pin low to reset the whole system, assuming only open collectors on the reset line are used in the application.











**TAP Controller** The TAP controller is a 16-state finite state machine that controls the operation of the Boundaryscan circuitry, JTAG programming circuitry, or On-chip Debug system. The state transitions depicted in Figure 124 depends on the signal present on TMS (shown adjacent to each state transition) at the time of the rising edge at TCK. The initial state after a Power-on Reset is Test-Logic-Reset.

As a definition in this datasheet, the LSB is shifted in and out first for all Shift Registers.

Assuming Run-Test/Idle is the present state, a typical scenario for using the JTAG interface is:

 At the TMS input, apply the sequence 1, 1, 0, 0 at the rising edges of TCK to enter the Shift Instruction Register – Shift-IR state. While in this state, shift the four bits of the JTAG instructions into the JTAG instruction register from the TDI input at the rising edge of TCK. The TMS input must be held low during input of the 3 LSBs in order to remain in the Shift-IR state. The MSB of the instruction is shifted in when this state is left by setting TMS high. While the instruction is shifted in from the TDI pin, the captured IR-state 0x01 is shifted out



	on the TDO pin. The JTAG Instruction selects a particular Data Register as path between TDI and TDO and controls the circuitry surrounding the selected data register.
	<ul> <li>Apply the TMS sequence 1, 1, 0 to reenter the Run-Test/Idle state. The instruction is latched onto the parallel output from the Shift Register path in the Update-IR state. The Exit-IR, Pause-IR, and Exit2-IR states are only used for navigating the state machine.</li> </ul>
	• At the TMS input, apply the sequence 1, 0, 0 at the rising edges of TCK to enter the Shift Data Register – Shift-DR state. While in this state, upload the selected data register (selected by the present JTAG instruction in the JTAG Instruction Register) from the TDI input at the rising edge of TCK. In order to remain in the Shift-DR state, the TMS input must be held low during input of all bits except the MSB. The MSB of the data is shifted in when this state is left by setting TMS high. While the data register is shifted in from the TDI pin, the parallel inputs to the data register captured in the Capture-DR state is shifted out on the TDO pin.
	<ul> <li>Apply the TMS sequence 1, 1, 0 to reenter the Run-Test/Idle state. If the selected data register has a latched parallel-output, the latching takes place in the Update-DR state. The Exit-DR, Pause-DR, and Exit2-DR states are only used for navigating the state machine.</li> </ul>
	As shown in the state diagram, the Run-Test/Idle state need not be entered between selecting JTAG instruction and using data registers, and some JTAG instructions may select certain func- tions to be performed in the Run-Test/Idle, making it unsuitable as an Idle state.
	Note: Independent of the initial state of the TAP Controller, the Test-Logic-Reset state can always be entered by holding TMS high for five TCK clock periods.
	For detailed information on the JTAG specification, refer to the literature listed in "Bibliography" on page 253.
Using the Boundary -scan Chain	A complete description of the Boundary-scan capabilities are given in the section "IEEE 1149.1 (JTAG) Boundary-scan" on page 254.
Using the On-chip Debug system	<ul> <li>As shown in Figure 123, the hardware support for On-chip Debugging consists mainly of:</li> <li>A scan chain on the interface between the internal AVR CPU and the internal peripheral units.</li> <li>Break Point unit.</li> </ul>
	Communication interface between the CPU and JTAG system.
	All read or modify/write operations needed for implementing the Debugger are done by applying AVR instructions via the internal AVR CPU Scan Chain. The CPU sends the result to an I/O memory mapped location which is part of the communication interface between the CPU and the JTAG system.
	The Break Point Unit implements Break on Change of Program Flow, Single Step Break, two Program Memory Break Points, and two combined Break Points. Together, the four Break Points can be configured as either:
	4 Single Program Memory Break Points.
	• 3 Single Program Memory Break Points + 1 Single Data Memory Break Point.
	2 Single Program Memory Break Points + 2 Single Data Memory Break Points.
	<ul> <li>2 Single Program Memory Break Points + 1 Program Memory Break Point with mask ("range Break Point").</li> </ul>

• 2 Single Program Memory Break Points + 1 Data Memory Break Point with mask ("range Break Point").



A debugger, like the AVR Studio<sup>®</sup>, may however use one or more of these resources for its internal purpose, leaving less flexibility to the end-user.

A list of the On-chip Debug specific JTAG instructions is given in "On-chip Debug Specific JTAG Instructions" on page 252.

The JTAGEN Fuse must be programmed to enable the JTAG Test Access Port. In addition, the OCDEN Fuse must be programmed and no Lock bits must be set for the On-chip Debug system to work. As a security feature, the On-chip Debug system is disabled when *any* Lock bits are set. Otherwise, the On-chip Debug system would have provided a back-door into a secured device.

The AVR Studio enables the user to fully control execution of programs on an AVR device with On-chip Debug capability, AVR In-Circuit Emulator, or the built-in AVR Instruction Set Simulator. AVR Studio supports source level execution of Assembly programs assembled with Atmel AVR Assembler and C programs compiled with third party vendors' compilers.

AVR Studio runs under Microsoft<sup>®</sup> Windows<sup>®</sup> 95/98/2000/XP/NT<sup>®</sup>.

For a full description of the AVR Studio, please refer to the AVR Studio User Guide. Only highlights are presented in this document.

All necessary execution commands are available in AVR Studio, both on source level and on disassembly level. The user can execute the program, single step through the code either by tracing into or stepping over functions, step out of functions, place the cursor on a statement and execute until the statement is reached, stop the execution, and reset the execution target. In addition, the user can have an unlimited number of code Break Points (using the BREAK instruction) and up to two data memory Break Points, alternatively combined as a mask (range) Break Point.

On-chip Debug Specific JTAG Instructions	The On-chip debug support is considered being private JTAG instructions, and distributed within ATMEL and to selected third party vendors only. Instruction opcodes are listed for reference.
PRIVATE0; 0x8	Private JTAG instruction for accessing On-chip Debug system.
PRIVATE1; 0x9	Private JTAG instruction for accessing On-chip Debug system.
PRIVATE2; 0xA	Private JTAG instruction for accessing On-chip Debug system.
PRIVATE3; 0xB	Private JTAG instruction for accessing On-chip Debug system.


## On-chip Debug Related Register in I/O Memory

OCDR – On-chip	Bit	7	6	5	4	3	2	1	0	
Debug Register	0x22 (0x42)	/ MSB/IDRD	0	5	4	5	2	1	LSB	OCDR
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	4
	Initial Value	0	0	0	0	0	0	0	0	
	controller t location. At to the debu	o the debut the same gger that the pe from the	ugger. T time, an ne registe OCDR	he CPU internal er has be Register	can trai flag; I/O een writte , while th	nsfer a l Debug F en. Wher	byte to t Register h the CP	he debu Dirty – II U reads	gger by DRD – is the OCI	im in the micro- writing to this s set to indicate DR Register the ugger clears the
		n only be a	accesse	d if the C	OCDEN F	<sup>-</sup> use is p	orogram	med, and	l the del	ase, the OCDR bugger enables essed.
	Refer to the	edebugger	docume	entation f	or furthe	r informa	tion on I	how to us	se this r	egister.
Using the JTAG Programming Capabilities	TDO. Thes ming (in ad	e are the c dition to po ogrammed	only pins ower pin and the	that ne s). It is r	ed to be not requi	controlle red to ap	ed/obser oply 12∖	ved to p externa	erform . Ily. The	TMS, TDI, and JTAG program- JTAGEN Fuse d to enable the
	<ul><li>EEPRC</li><li>Fuse P</li></ul>	programmin Programmin DM Program rogrammin t Programn	ng and ve nming ar g and ve	erifying nd verifyi erifying	ing					
	programme	d, the OCE	DEN Fus	e cannot	be prog	rammed	unless fi	irst doing	a Chip	LB1 or LB2 are Erase. This is a ht of a secured
	The details instructions									specific JTAG age 311.
Bibliography	• IEEE: I	formation a EEE Std 11 cture, IEEE	149.1 - 1					-		be consulted: ary-scan
	<ul> <li>Colin N 1992.</li> </ul>	launder: Th	ne Board	l Designo	ers Guide	e to Testa	able Log	ic Circuit	s, Addis	son –Wesley,



## IEEE 1149.1 (JTAG) Boundary-scan

Features	<ul> <li>JTAG (IEEE std. 1149.1 Compliant) Interface</li> <li>Boundary-scan Capabilities According to the JTAG Standard</li> <li>Full Scan of all Port Functions as well as Analog Circuitry Having Off-chip Connections</li> <li>Supports the Optional IDCODE Instruction</li> <li>Additional Public AVR_RESET Instruction to Reset the AVR</li> </ul>
System Overview	The Boundary-scan chain has the capability of driving and observing the logic levels on the digi- tal I/O pins, as well as the boundary between digital and analog logic for analog circuitry having Off-chip connections. At system level, all ICs having JTAG capabilities are connected serially by the TDI/TDO signals to form a long Shift Register. An external controller sets up the devices to drive values at their output pins, and observe the input values received from other devices. The controller compares the received data with the expected result. In this way, Boundary-scan pro- vides a mechanism for testing interconnections and integrity of components on Printed Circuits Boards by using the four TAP signals only.
	The four IEEE 1149.1 defined mandatory JTAG instructions IDCODE, BYPASS, SAMPLE/PRE- LOAD, and EXTEST, as well as the AVR specific public JTAG instruction AVR_RESET can be used for testing the printed circuit board. Initial scanning of the data register path will show the ID-Code of the device, since IDCODE is the default JTAG instruction. It may be desirable to have the AVR device in reset during test mode. If not reset, inputs to the device may be deter- mined by the scan operations, and the internal software may be in an undetermined state when exiting the test mode. Entering reset, the outputs of any Port Pin will instantly enter the high impedance state, making the HIGHZ instruction redundant. If needed, the BYPASS instruction can be issued to make the shortest possible scan chain through the device. The device can be set in the reset state either by pulling the external RESET pin low, or issuing the AVR_RESET instruction with appropriate setting of the Reset Data Register.
	The EXTEST instruction is used for sampling external pins and loading output pins with data. The data from the output latch will be driven out on the pins as soon as the EXTEST instruction is loaded into the JTAG IR-Register. Therefore, the SAMPLE/PRELOAD should also be used for setting initial values to the scan ring, to avoid damaging the board when issuing the EXTEST instruction for the first time. SAMPLE/PRELOAD can also be used for taking a snapshot of the external pins during normal operation of the part.
	The JTAGEN Fuse must be programmed and the JTD bit in the I/O Register MCUCSR must be cleared to enable the JTAG Test Access Port.
	When using the JTAG interface for Boundary-scan, using a JTAG TCK clock frequency higher than the internal chip frequency is possible. The chip clock is not required to run.
Data Registers	<ul> <li>The data registers relevant for Boundary-scan operations are:</li> <li>Bypass Register</li> <li>Device Identification Register</li> <li>Reset Register</li> <li>Boundary-scan Chain</li> </ul>
Bypass Register	The Bypass Register consists of a single Shift Register stage. When the Bypass Register is

controller state. The Bypass Register can be used to shorten the scan chain on a system when the other devices are to be tested.

**Device Identification** Figure 125 shows the structure of the Device Identification Register.

Register

Figure 125. The Format of the Device Identification Register

	MSB						LSB
Bit	31	28	27	12	11	1	0
Device ID	Vers	sion	Part N	umber	N	lanufacturer ID	1
	4 b	its	16	bits		11 bits	1-bit

*Version* Version is a 4-bit number identifying the revision of the component. The JTAG version number follows the revision of the device. Revision A is 0x0, revision B is 0x1 and so on.

*Part Number* The part number is a 16-bit code identifying the component. The JTAG Part Number for ATmega64 is listed in Table 100.

Table 100. AVR JTAG Part Number

Part Number	JTAG Part Number (Hex)
ATmega64	0x9602

Manufacturer ID The Manufacturer ID is a 11-bit code identifying the manufacturer. The JTAG manufacturer ID for Atmel is listed in Table 101.

#### Table 101. Manufacturer ID

Manufacturer	JTAG Man. ID (Hex)
Atmel	0x01F



#### **Reset Register**

The Reset Register is a Test Data Register used to reset the part. Since the AVR tri-states port pins when reset, the Reset Register can also replace the function of the unimplemented optional JTAG instruction HIGHZ.

A high value in the Reset Register corresponds to pulling the External Reset low. The part is reset as long as there is a high value present in the Reset Register. Depending on the Fuse settings for the clock options, the part will remain reset for a Reset Time-out Period (refer to "Clock Sources" on page 38) after releasing the Reset Register. The output from this data register is not latched, so the reset will take place immediately, as shown in Figure 126.

#### Figure 126. Reset Register



ClockDR · AVR\_RESET

**Boundary-scan Chain** The Boundary-scan Chain has the capability of driving and observing the logic levels on the digital I/O pins, as well as the boundary between digital and analog logic for analog circuitry having Off-chip connections.

See "Boundary-scan Chain" on page 258 for a complete description.

**Boundary-scan Specific JTAG Instructions** The instruction register is 4-bit wide, supporting up to 16 instructions. Listed below are the JTAG instructions useful for Boundary-scan operation. Note that the optional HIGHZ instruction is not implemented, but all outputs with tri-state capability can be set in high-impedant state by using the AVR\_RESET instruction, since the initial state for all port pins is tri-state.

As a definition in this datasheet, the LSB is shifted in and out first for all Shift Registers.

The OPCODE for each instruction is shown behind the instruction name in hex format. The text describes which data register is selected as path between TDI and TDO for each instruction.

**EXTEST; 0x0** Mandatory JTAG instruction for selecting the Boundary-scan Chain as data register for testing circuitry external to the AVR package. For port-pins, Pull-up Disable, Output Control, Output Data, and Input Data are all accessible in the scan chain. For analog circuits having Off-chip connections, the interface between the analog and the digital logic is in the scan chain. The contents of the latched outputs of the Boundary-scan Chain is driven out as soon as the JTAG IR-Register is loaded with the EXTEST instruction.

The active states are:

- Capture-DR: Data on the external pins are sampled into the Boundary-scan Chain.
- Shift-DR: The internal scan chain is shifted by the TCK input.



	Update-DR: Data from the scan chain is applied to output pins.
IDCODE; 0x1	Optional JTAG instruction selecting the 32-bit ID-Register as data register. The ID-Register con- sists of a version number, a device number and the manufacturer code chosen by JEDEC. This is the default instruction after Power-up.
	<ul> <li>The active states are:</li> <li>Capture-DR: Data in the IDCODE Register is sampled into the Boundary-scan Chain.</li> <li>Shift-DR: The IDCODE scan chain is shifted by the TCK input.</li> </ul>
SAMPLE_PRELOAD; 0x2	Mandatory JTAG instruction for taking a snap-shot of the input/output pins without affecting the system operation, and pre-loading the output latches. However, the output latches are not connected to the pins. The Boundary-scan Chain is selected as data register.
	<ul> <li>The active states are:</li> <li>Capture-DR: Data on the external pins are sampled into the Boundary-scan Chain.</li> <li>Shift-DR: The Boundary-scan Chain is shifted by the TCK input.</li> <li>Update-DR: Data from the Boundary-scan Chain is applied to the output latches. However, the output latches are not connected to the pins.</li> </ul>
AVR_RESET; 0xC	The AVR specific public JTAG instruction for forcing the AVR device into the Reset mode or releasing the JTAG Reset source. The TAP controller is not reset by this instruction. The one bit Reset Register is selected as data register. Note that the reset will be active as long as there is a logic "one" in the Reset Chain. The output from this chain is not latched.
	<ul><li>The active states are:</li><li>Shift-DR: The Reset Register is shifted by the TCK input.</li></ul>
BYPASS; 0xF	<ul> <li>Mandatory JTAG instruction selecting the Bypass Register for Data Register.</li> <li>The active states are:</li> <li>Capture-DR: Loads a logic "0" into the Bypass Register.</li> </ul>

• Shift-DR: The Bypass Register cell between TDI and TDO is shifted.



### Boundary-scan Related Register in I/O Memory

MCUCSR – MCU Control and Status Register The MCU Control and Status Register contains control bits for general MCU functions, and provides information on which reset source caused an MCU Reset.

Bit	7	6	5	4	3	2	1	0	_
0x34 (0x54)	JTD	-	-	JTRF	WDRF	BORF	EXTRF	PORF	MCUCSR
Read/Write	R/W	R	R	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0		See	e Bit Descrip	otion		

#### Bit 7 – JTD: JTAG Interface Disable

When this bit is zero, the JTAG interface is enabled if the JTAGEN Fuse is programmed. If this bit is one, the JTAG interface is disabled. In order to avoid unintentional disabling or enabling of the JTAG interface, a timed sequence must be followed when changing this bit: The application software must write this bit to the desired value twice within four cycles to change its value.

If the JTAG interface is left unconnected to other JTAG circuitry, the JTD bit should be set to one. The reason for this is to avoid static current at the TDO pin in the JTAG interface.

#### Bit 4 – JTRF: JTAG Reset Flag

This bit is set if a reset is being caused by a logic one in the JTAG Reset Register selected by the JTAG instruction AVR\_RESET. This bit is reset by a Brown-out Reset, or by writing a logic zero to the flag.

**Boundary-scan Chain**The Boundary-scan Chain has the capability of driving and observing the logic levels on the digital I/O pins, as well as the boundary between digital and analog logic for analog circuitry having Off-chip connection.

Scanning the Digital<br/>Port PinsFigure 127 shows the Boundary-scan Cell for a bi-directional port pin with pull-up function. The<br/>cell consists of a standard Boundary-scan cell for the Pull-up Enable – PUExn – function, and a<br/>bi-directional pin cell that combines the three signals, Output Control – OCxn, Output Data –<br/>ODxn, and Input Data – IDxn, into only a two-stage Shift Register. The port and pin indexes are<br/>not used in the following description.

The Boundary-scan logic is not included in the figures in this Datasheet. Figure 128 shows a simple digital Port Pin as described in the section "I/O Ports" on page 66. The Boundary-scan details from Figure 127 replaces the dashed box in Figure 128.

When no alternate port function is present, the Input Data – ID corresponds to the PINxn Register value (but ID has no synchronizer), Output Data corresponds to the PORT Register, Output Control corresponds to the Data Direction – DD Register, and the Pull-up Enable – PUExn – corresponds to logic expression PUD · DDxn · PORTxn.

Digital alternate port functions are connected outside the dotted box in Figure 128 to make the scan chain read the actual pin value. For analog function, there is a direct connection from the external pin to the analog circuit, and a scan chain is inserted on the interface between the digital logic and the analog circuitry.





Figure 127. Boundary-scan Cell for Bi-directional Port Pin with Pull-up Function







# Boundary-scan and the Two-wire Interface

The two Two-wire Interface pins SCL and SDA have one additional control signal in the scanchain; Two-wire Interface Enable – TWIEN. As shown in Figure 129, the TWIEN signal enables a tri-state buffer with slew-rate control in parallel with the ordinary digital port pins. A general scan cell as shown in Figure 133 is attached to the TWIEN signal.

- Notes: 1. A separate scan chain for the 50 ns spike filter on the input is not provided. The ordinary scan support for digital port pins suffice for connectivity tests. The only reason for having TWIEN in the scan path, is to be able to disconnect the slew-rate control buffer when doing boundary-scan.
  - 2. Make sure the OC and TWIEN signals are not asserted simultaneously, as this will lead to drive contention.







Scanning the RESETThe RESET pin accepts 5V active low logic for standard reset operation, and 12V active high<br/>logic for High Voltage Parallel programming. An observe-only cell as shown in Figure 130 is<br/>inserted both for the 5V reset signal; RSTT, and the 12V reset signal; RSTHV.

Figure 130. Observe-only Cell





# Scanning the Clock Pins

The AVR devices have many clock options selectable by fuses. These are: Internal RC Oscillator, External RC, External Clock, (High Frequency) Crystal Oscillator, Low-frequency Crystal Oscillator, and Ceramic Resonator.

Figure 131 shows how each Oscillator with external connection is supported in the scan chain. The Enable signal is supported with a general boundary-scan cell, while the Oscillator/clock output is attached to an observe-only cell. In addition to the main clock, the timer Oscillator is scanned in the same way. The output from the internal RC Oscillator is not scanned, as this Oscillator does not have external connections.

#### Figure 131. Boundary-scan Cells for Oscillators and Clock Options



Table 102 summaries the scan registers for the external clock pin XTAL1, oscillators with XTAL1/XTAL2 connections as well as 32 kHz Timer Oscillator.

Enable Signal	Scanned Clock Line	Clock Option	Scanned Clock Line when Not Used
EXTCLKEN	EXTCLK (XTAL1)	External Clock	0
OSCON	OSCCK	External Crystal External Ceramic Resonator	0
RCOSCEN	RCCK	External RC	0
OSC32EN	OSC32CK	Low Freq. External Crystal	1
TOSKON	TOSCK	32 kHz Timer Oscillator	0

Table 102. Scan Signals for the Oscillators<sup>(1)(2)(3)</sup>

Notes: 1. Do not enable more than one clock source as main clock at a time.

 Scanning an Oscillator output gives unpredictable results as there is a frequency drift between the internal Oscillator and the JTAG TCK clock. If possible, scanning an external clock is preferred.

3. The clock configuration is programmed by fuses. As a fuse does not change run-time, the clock configuration is considered fixed for a given application. The user is advised to scan the same clock option as to be used in the final system. The enable signals are supported in the scan chain because the system logic can disable clock options in sleep modes, thereby dis-



connecting the Oscillator pins from the scan path if not provided. The INTCAP Fuses are not supported in the scan-chain, so the boundary scan chain cannot make a XTAL Oscillator requiring internal capacitors to run unless the fuse is correctly programmed.

Scanning the AnalogThe relevant Comparator signals regarding Boundary-scan are shown in Figure 132. The<br/>Boundary-scan cell from Figure 133 is attached to each of these signals. The signals are<br/>described in Table 103.

The Comparator needs not be used for pure connectivity testing, since all analog inputs are shared with a digital port pin as well.

#### Figure 132. Analog Comparator







Figure 133. General Boundary-scan Cell used for Signals for Comparator and ADC

Table 103. Boundary-scan Signals for the Analog Comparator

Signal Name	Direction as Seen from the Comparator	Description	Recommended Input when Not in Use	Output Values when Recommended Inputs are Used
AC_IDLE	Input	Turns off Analog Comparator when true	1	Depends upon µC code being executed
ACO	Output	Analog Comparator Output	Will become input to µC code being executed	0
ACME	Input	Uses output signal from ADC mux when true	0	Depends upon µC code being executed
ACBG	Input	Bandgap Reference enable	0	Depends upon µC code being executed



#### Scanning the ADC

Figure 134 shows a block diagram of the ADC with all relevant control and observe signals. The Boundary-scan cell from Figure 130 is attached to each of these signals. The ADC need not be used for pure connectivity testing, since all analog inputs are shared with a digital port pin as well.

Figure 134. Analog to Digital Converter



The signals are described briefly in Table 104.



Table 104.	Boundary-s	can Signals	for the ADC <sup>(1)</sup>
------------	------------	-------------	----------------------------

Signal Name	Direction as Seen from the ADC	Description	Recommended Input when not in Use	Output Values when Recommended Inputs are Used, and CPU is not Using the ADC
COMP	Output	Comparator Output	0	0
ACLK	Input	Clock signal to gain stages implemented as Switch-cap filters	0	0
ACTEN	Input	Enable path from gain stages to the Comparator	0	0
ADCBGEN	Input	Enable Band-gap reference as negative input to Comparator	0	0
ADCEN	Input	Power-on signal to the ADC	0	0
AMPEN	Input	Power-on signal to the gain stages	0	0
DAC_9	Input	Bit nine of digital value to DAC	1	1
DAC_8	Input	Bit eight of digital value to DAC	0	0
DAC_7	Input	Bit seven of digital value to DAC	0	0
DAC_6	Input	Bit six of digital value to DAC	0	0
DAC_5	Input	Bit five of digital value to DAC	0	0
DAC_4	Input	Bit four of digital value to DAC	0	0
DAC_3	Input	Bit three of digital value to DAC	0	0
DAC_2	Input	Bit two of digital value to DAC	0	0
DAC_1	Input	Bit 1 of digital value to DAC	0	0
DAC_0	Input	Bit 0 of digital value to DAC	0	0
EXTCH	Input	Connect ADC channels 0 - 3 to bypass path around gain stages	1	1
G10	Input	Enable 10x gain	0	0
G20	Input	Enable 20x gain	0	0



Signal Name	Direction as Seen from the ADC	Description	Recommended Input when not in Use	Output Values when Recommended Inputs are Used, and CPU is not Using the ADC
GNDEN	Input	Ground the negative input to comparator when true	0	0
HOLD	Input	Sample&Hold signal. Sample analog signal when low. Hold signal when high. If gain stages are used, this signal must go active when ACLK is high.	1	1
IREFEN	Input	Enables Band-gap reference as AREF signal to DAC	0	0
MUXEN_7	Input	Input Mux bit 7	0	0
MUXEN_6	Input	Input Mux bit 6	0	0
MUXEN_5	Input	Input Mux bit 5	0	0
MUXEN_4	Input	Input Mux bit 4	0	0
MUXEN_3	Input	Input Mux bit 3	0	0
MUXEN_2	Input	Input Mux bit 2	0	0
MUXEN_1	Input	Input Mux bit 1	0	0
MUXEN_0	Input	Input Mux bit 0	1	1
NEGSEL_2	Input	Input Mux for negative input for differential signal, bit 2	0	0
NEGSEL_1	Input	Input Mux for negative input for differential signal, bit 1	0	0
NEGSEL_0	Input	Input Mux for negative input for differential signal, bit 0	0	0
PASSEN	Input	Enable pass-gate of gain stages.	1	1
PRECH	Input	Precharge output latch of comparator (Active low)	1	1

Table 104. E	Boundary-scan Signals for the ADC <sup>(1)</sup>	(Continued)
--------------	--	-------------



Signal Name	Direction as Seen from the ADC	Description	Recommended Input when not in Use	Output Values when Recommended Inputs are Used, and CPU is not Using the ADC
SCTEST	Input	Switch-cap TEST enable. Output from x10 gain stage send out to Port Pin having ADC_4	0	0
ST	Input	Output of gain stages will settle faster if this signal is high first two ACLK periods after AMPEN goes high.	0	0
VCCREN	Input	Selects Vcc as the ACC reference voltage.	0	0

Table 104. Boundary-scan Signals for the ADC <sup>(1)</sup> (Continued	Table 104.	Boundary-scan	Signals for the ADC <sup>(1)</sup>	(Continued
--	------------	---------------	------------------------------------	------------

 Incorrect setting of the switches in Figure 134 will make signal contention and may damage the part. There are several input choices to the S&H circuitry on the negative input of the output comparator in Figure 134. Make sure only one path is selected from either one ADC pin, Bandgap reference source, or Ground.

If the ADC is not to be used during scan, the recommended input values from Table 104 should be used. The user is recommended **not** to use the Differential Gain stages during scan. Switch-cap based gain stages require fast operation and accurate timing which is difficult to obtain when used in a scan chain. Details concerning operations of the differential gain stage is therefore not provided.

The AVR ADC is based on the analog circuitry shown in Figure 134 with a successive approximation algorithm implemented in the digital logic. When used in Boundary-scan, the problem is usually to ensure that an applied analog voltage is measured within some limits. This can easily be done without running a successive approximation algorithm: apply the lower limit on the digital DAC[9:0] lines, make sure the output from the comparator is low, then apply the upper limit on the digital DAC[9:0] lines, and verify the output from the comparator to be high.

The ADC needs not be used for pure connectivity testing, since all analog inputs are shared with a digital port pin as well.

When using the ADC, remember the following:

- The Port Pin for the ADC channel in use must be configured to be an input with pull-up disabled to avoid signal contention.
- In Normal mode, a dummy conversion (consisting of 10 comparisons) is performed when enabling the ADC. The user is advised to wait at least 200 ns after enabling the ADC before controlling/observing any ADC signal, or perform a dummy conversion before using the first result.
- The DAC values must be stable at the midpoint value 0x200 when having the HOLD signal low (Sample mode).

As an example, consider the task of verifying a 1.5V  $\pm$ 5% input signal at ADC channel 3 when the power supply is 5.0V and AREF is externally connected to V<sub>CC</sub>.

The lower limit is:  $\begin{bmatrix} 1024 \cdot 1,5V \cdot 0,95/5V \end{bmatrix} = 291 = 0x123$ The upper limit is:  $\begin{bmatrix} 1024 \cdot 1,5V \cdot 0,95/5V \end{bmatrix} = 323 = 0x143$ 



The recommended values from Table 104 are used unless other values are given in the algorithm in Table 105. Only the DAC and Port Pin values of the Scan-chain are shown. The column "Actions" describes what JTAG instruction to be used before filling the Boundary-scan Register with the succeeding columns. The verification should be done on the data scanned out when scanning in the data on the same row in the table.

	Table 105.	Algorithm	for Using the	ADC <sup>(1)</sup>
--	------------	-----------	---------------	--------------------

Ste p	Actions	ADCEN	DAC	MUXEN	HOLD	PRECH	PA3. Data	PA3. Control	PA3. Pull- up_ Enable
1	SAMPLE_PRELOAD	1	0x200	0x08	1	1	0	0	0
2	EXTEST	1	0x200	0x08	0	1	0	0	0
3		1	0x200	0x08	1	1	0	0	0
4		1	0x123	0x08	1	1	0	0	0
5		1	0x123	0x08	1	0	0	0	0
6	Verify the COMP bit scanned out to be 0	1	0x200	0x08	1	1	0	0	0
7		1	0x200	0x08	0	1	0	0	0
8		1	0x200	0x08	1	1	0	0	0
9		1	0x143	0x08	1	1	0	0	0
10		1	0x143	0x08	1	0	0	0	0
11	Verify the COMP bit scanned out to be 1	1	0x200	0x08	1	1	0	0	0

Note: 1. Using this algorithm, the timing constraint on the HOLD signal constrains the TCK clock frequency. As the algorithm keeps HOLD high for five steps, the TCK clock frequency has to be at least five times the number of scan bits divided by the maximum hold time, t<sub>hold,max</sub>.



## ATmega64 Boundary-scan Order

Table 106 shows the Scan order between TDI and TDO when the Boundary-scan Chain is selected as data path. Bit 0 is the LSB; the first bit scanned in, and the first bit scanned out. The scan order follows the pinout order as far as possible. Therefore, the bits of Port A are scanned in the opposite bit order of the other ports. Exceptions from the rules are the scan chains for the analog circuits, which constitute the most significant bits of the scan chain regardless of which physical pin they are connected to. In Figure 127, PXn, Data corresponds to FF0, PXn. Control corresponds to FF1, and PXn. Pullup\_enable corresponds to FF2. Bit 2, 3, 4, and 5 of Port C is not in the scan chain, since these pins constitute the TAP pins when the JTAG is enabled.

Bit Number	Signal Name	Module
204	AC_IDLE	Comparator
203	ACO	
202	ACME	
201	AINBG	
200	COMP	ADC
199	PRIVATE_SIGNAL1 <sup>(1)</sup>	
198	ACLK	
197	ACTEN	
196	PRIVATE_SIGNAL2 <sup>(2)</sup>	
195	ADCBGEN	
194	ADCEN	
193	AMPEN	
192	DAC_9	
191	DAC_8	
190	DAC_7	
189	DAC_6	
188	DAC_5	
187	DAC_4	
186	DAC_3	
185	DAC_2	
184	DAC_1	
183	DAC_0	
182	EXTCH	
181	G10	
180	G20	
179	GNDEN	
178	HOLD	
177	IREFEN	
176	MUXEN_7	

#### Table 106. ATmega64 Boundary-scan Order



Bit Number	Signal Name	Module
175	MUXEN_6	ADC
174	MUXEN_5	
173	MUXEN_4	
172	MUXEN_3	
171	MUXEN_2	
170	MUXEN_1	
169	MUXEN_0	
168	NEGSEL_2	
167	NEGSEL_1	
166	NEGSEL_0	
165	PASSEN	
164	PRECH	
163	SCTEST	
162	ST	
161	VCCREN	
160	PEN	Programming Enable (Observe-only)
159	PE0.Data	Port E
158	PE0.Control	
157	PE0.Pullup_Enable	
156	PE1.Data	
155	PE1.Control	
154	PE1.Pullup_Enable	
153	PE2.Data	
152	PE2.Control	
151	PE2.Pullup_Enable	
150	PE3.Data	
149	PE3.Control	
148	PE3.Pullup_Enable	
147	PE4.Data	
146	PE4.Control	
145	PE4.Pullup_Enable	
144	PE5.Data	
143	PE5.Control	
142	PE5.Pullup_Enable	
141	PE6.Data	
140	PE6.Control	

Table 106. ATmega64 Boundary-scan Order (Continued)



Bit Number	Signal Name	Module
139	PE6.Pullup_Enable	Port E
138	PE7.Data	
137	PE7.Control	
136	PE7.Pullup_Enable	
135	PB0.Data	Port B
134	PB0.Control	
133	PB0.Pullup_Enable	
132	PB1.Data	
131	PB1.Control	
130	PB1.Pullup_Enable	
129	PB2.Data	
128	PB2.Control	
127	PB2.Pullup_Enable	
126	PB3.Data	
125	PB3.Control	
124	PB3.Pullup_Enable	
123	PB4.Data	
122	PB4.Control	
121	PB4.Pullup_Enable	
120	PB5.Data	
119	PB5.Control	
118	PB5.Pullup_Enable	
117	PB6.Data	
116	PB6.Control	
115	PB6.Pullup_Enable	
114	PB7.Data	
113	PB7.Control	
112	PB7.Pullup_Enable	
111	PG3.Data	Port G
110	PG3.Control	
109	PG3.Pullup_Enable	
108	PG4.Data	
107	PG4.Control	
106	PG4.Pullup_Enable	
105	TOSC	32 kHz Timer Oscillator
104	TOSCON	

#### Table 106. ATmega64 Boundary-scan Order (Continued)



Bit Number	Signal Name	Module
103	RSTT	Reset Logic
102	RSTHV	(Observe-only)
101	EXTCLKEN	Enable Signals for Main Clock/Oscillators
100	OSCON	
99	RCOSCEN	
98	OSC32EN	
97	EXTCLK (XTAL1)	Clock Input and Oscillators for the Main Clock
96	OSCCK	(Observe-only)
95	RCCK	
94	OSC32CK	
93	TWIEN	TWI
92	PD0.Data	Port D
91	PD0.Control	
90	PD0.Pullup_Enable	
89	PD1.Data	
88	PD1.Control	
87	PD1.Pullup_Enable	
86	PD2.Data	
85	PD2.Control	
84	PD2.Pullup_Enable	
83	PD3.Data	
82	PD3.Control	
81	PD3.Pullup_Enable	
80	PD4.Data	
79	PD4.Control	
78	PD4.Pullup_Enable	
77	PD5.Data	
76	PD5.Control	
75	PD5.Pullup_Enable	
74	PD6.Data	
73	PD6.Control	
72	PD6.Pullup_Enable	
71	PD7.Data	
70	PD7.Control	
69	PD7.Pullup_Enable	
68	PG0.Data	Port G

Table 106. ATmega64 Boundary-scan Order (Continued)



Bit Number	Signal Name	Module
67	PG0.Control	Port G
66	PG0.Pullup_Enable	
65	PG1.Data	
64	PG1.Control	
63	PG1.Pullup_Enable	
62	PC0.Data	Port C
61	PC0.Control	
60	PC0.Pullup_Enable	
59	PC1.Data	
58	PC1.Control	
57	PC1.Pullup_Enable	
56	PC2.Data	
55	PC2.Control	
54	PC2.Pullup_Enable	
53	PC3.Data	
52	PC3.Control	
51	PC3.Pullup_Enable	
50	PC4.Data	
49	PC4.Control	
48	PC4.Pullup_Enable	
47	PC5.Data	
46	PC5.Control	
45	PC5.Pullup_Enable	
44	PC6.Data	
43	PC6.Control	
42	PC6.Pullup_Enable	
41	PC7.Data	
40	PC7.Control	
39	PC7.Pullup_Enable	
38	PG2.Data	Port G
37	PG2.Control	
36	PG2.Pullup_Enable	
35	PA7.Data	Port A
34	PA7.Control	
33	PA7.Pullup_Enable	
32	PA6.Data	

Table 106. ATmega64 Boundary-scan Order (Continued)



Bit Number	Signal Name	Module
31	PA6.Control	Port A
30	PA6.Pullup_Enable	
29	PA5.Data	
28	PA5.Control	_
27	PA5.Pullup_Enable	
26	PA4.Data	
25	PA4.Control	
24	PA4.Pullup_Enable	
23	PA3.Data	
22	PA3.Control	
21	PA3.Pullup_Enable	
20	PA2.Data	
19	PA2.Control	
18	PA2.Pullup_Enable	
17	PA1.Data	
16	PA1.Control	
15	PA1.Pullup_Enable	
14	PA0.Data	
13	PA0.Control	
12	PA0.Pullup_Enable	
11	PF3.Data	Port F
10	PF3.Control	
9	PF3.Pullup_Enable	
8	PF2.Data	
7	PF2.Control	
6	PF2.Pullup_Enable	
5	PF1.Data	
4	PF1.Control	
3	PF1.Pullup_Enable	
2	PF0.Data	
1	PF0.Control	
0	PF0.Pullup_Enable	

Table 106.	ATmega64 Boundary-scan Order	(Continued)
	Armegaot Doundary Scan Order	(Continucu)

Notes: 1. PRIVATE\_SIGNAL1 should always scanned in as zero.

2. PRIVATE\_SIGNAL2 should always scanned in as zero.



Boundary-scan Description Language Files Boundary-scan Description Language (BSDL) files describe Boundary-scan capable devices in a standard format used by automated test-generation software. The order and function of bits in the Boundary-scan Data Register are included in this description.



Boot Loader Support – Read- While-Write Self- programming	The Boot Loader Support provides a real Read-While-Write Self-programming mechanism for downloading and uploading program code by the MCU itself. This feature allows flexible application software updates controlled by the MCU using a Flash-resident Boot Loader program. The Boot Loader program can use any available data interface and associated protocol to read code and write (program) that code into the Flash memory, or read the code from the program memory. The program code within the Boot Loader section has the capability to write into the entire Flash, including the Boot Loader Memory. The Boot Loader can thus even modify itself, and it can also erase itself from the code if the feature is not needed anymore. The size of the Boot Loader Memory is configurable with Fuses and the Boot Loader has two separate sets of Boot Lock bits which can be set independently. This gives the user a unique flexibility to select different levels of protection.
Features	<ul> <li>Read-While-Write Self-programming</li> <li>Flexible Boot Memory Size</li> <li>High Security (Separate Boot Lock Bits for a Flexible Protection)</li> <li>Separate Fuse to Select Reset Vector</li> <li>Optimized Page<sup>(1)</sup> Size</li> <li>Code Efficient Algorithm</li> <li>Efficient Read-Modify-Write Support</li> <li>Note: 1. A page is a section in the Flash consisting of several bytes (see Table 123 on page 296) used</li> </ul>
	during programming. The page organization does not affect normal operation.
Application and Boot Loader Flash Sections	The Flash memory is organized in two main sections, the Application section and the Boot Loader section (see Figure 136). The size of the different sections is configured by the BOOTSZ Fuses as shown in Table 112 on page 289 and Figure 136. These two sections can have different levels of protection since they have different sets of Lock bits.
Application Section	The Application section is the section of the Flash that is used for storing the application code. The protection level for the Application section can be selected by the application Boot Lock bits (Boot Lock bits 0), see Table 108 on page 280. The Application section can never store any Boot Loader code since the SPM instruction is disabled when executed from the Application section.
BLS – Boot Loader Section	While the Application section is used for storing the application code, the Boot Loader software must be located in the BLS since the SPM instruction can initiate a programming when executing from the BLS only. The SPM instruction can access the entire Flash, including the BLS itself. The protection level for the Boot Loader section can be selected by the Boot Loader Lock bits (Boot Lock bits 1), see Table 109 on page 280.
Read-While-Write and No Read- While-Write Flash Sections	<ul> <li>Whether the CPU supports Read-While-Write or if the CPU is halted during a Boot Loader software update is dependent on which address that is being programmed. In addition to the two sections that are configurable by the BOOTSZ Fuses as described above, the Flash is also divided into two fixed sections, the Read-While-Write (RWW) section and the No Read-While-Write (NRWW) section. The limit between the RWW- and NRWW sections is given in "ATmega64 Boot Loader Parameters" on page 289 and Figure 136 on page 279. The main difference between the two sections is:</li> <li>When erasing or writing a page located inside the RWW section, the NRWW section can be read during the operation.</li> <li>When erasing or writing a page located inside the NRWW section, the CPU is halted during the entire operation.</li> </ul>
	ing a Boot Loader software operation. The syntax "Read-While-Write section" refers to which



section that is being programmed (erased or written), not which section that actually is being read during a Boot Loader software update.

**RWW – Read-While- Write Section**If a Boot Loader software update is programming a page inside the RWW section, it is possible to read code from the Flash, but only code that is located in the NRWW section. During an ongoing programming, the software must ensure that the RWW section never is being read. If the user software is trying to read code that is located inside the RWW section (that is, by a call/jmp/lpm or an interrupt) during programming, the software might end up in an unknown state. To avoid this, the interrupts should either be disabled or moved to the Boot Loader section. The Boot Loader section is always located in the NRWW section. The RWW section Busy Bit (RWWSB) in the Store Program Memory Control Register (SPMCSR) will be read as logical one as long as the RWW section is blocked for reading. After a programming is completed, the RWWSB must be cleared by software before reading code located in the RWW section. See "SPMCSR – Store Program Memory Control Register" on page 281. for details on how to clear RWWSB.

**NRWW – No Read-While-Write Section** The code located in the NRWW section can be read when the Boot Loader software is updating a page in the RWW section. When the Boot Loader code updates the NRWW section, the CPU is halted during the entire Page Erase or Page Write operation.

 Table 107.
 Read-While-Write Features

Which Section does the Z- pointer Address During the Programming?	Which Section Can be Read During Programming?	Is the CPU Halted?	Read-While- Write Supported?	
RWW section	NRWW section	No	Yes	
NRWW section	None	Yes	No	

Figure 135.	Read-While-Write vs.	No Read-While-Write
-------------	----------------------	---------------------







Figure 136. Memory Sections<sup>(1)</sup>



Boot Loader LockIf no Boot Loader capability is needed, the entire Flash is available for application code. The<br/>Boot Loader has two separate sets of Boot Lock bits which can be set independently. This gives<br/>the user a unique flexibility to select different levels of protection.

The user can select:

- To protect the entire Flash from a software update by the MCU.
- To protect only the Boot Loader Flash section from a software update by the MCU.
- To protect only the Application Flash section from a software update by the MCU.
- Allow software update in the entire Flash.

See Table 108 and Table 109 for further details. The Boot Lock bits can be set in software and in Serial or Parallel Programming mode, but they can be cleared by a chip erase command only. The general Write Lock (Lock bit mode 2) does not control the programming of the Flash mem-



ory by SPM instruction. Similarly, the general Read/Write Lock (Lock bit mode 3) does not control reading nor writing by LPM/SPM, if it is attempted.

BLB0 Mode	BLB02	BLB01	Protection				
1	1	1	No restrictions for SPM or LPM accessing the Applicati section.				
2	1	0	SPM is not allowed to write to the Application section.				
3	0	0	SPM is not allowed to write to the Application section, and LPM executing from the Boot Loader section is not allowed to read from the Application section. If Interrupt Vectors are placed in the Boot Loader section, interrupts are disabled while executing from the Application section.				
4	0	1	LPM executing from the Boot Loader section is not allowed to read from the Application section. If Interrupt Vectors are placed in the Boot Loader section, interrupts are disabled while executing from the Application section.				

Table 108. Boot Lock Bit0 Protection Modes (Application Section)<sup>(1)</sup>

Note: 1. "1" means unprogrammed, "0" means programmed

BLB1 Mode	BLB12	BLB11	Protection			
1	1	1	No restrictions for SPM or LPM accessing the Boot Loader section.			
2	1	0	SPM is not allowed to write to the Boot Loader section.			
3	0 0 SPM is not allowed to write to the Boot Loader section and LPM executing from the Application section is not allowed to read from the Boot Loader section. If Inter Vectors are placed in the Application section, interrup are disabled while executing from the Boot Loader se					
4	0	1	LPM executing from the Application section is not allowed to read from the Boot Loader section. If Interrupt Vectors are placed in the Application section, interrupts are disabled while executing from the Boot Loader section.			

Table 109. Boot Lock Bit1 Protection Modes (Boot Loader Section)<sup>(1)</sup>

Note: 1. "1" means unprogrammed, "0" means programmed



### Entering the Boot Loader Program

SPMCSR – Store

**Program Memory** 

**Control Register** 

Entering the Boot Loader takes place by a jump or call from the application program. This may be initiated by a trigger such as a command received via USART, or SPI interface. Alternatively, the Boot Reset Fuse can be programmed so that the Reset Vector is pointing to the Boot Flash start address after a reset. In this case, the Boot Loader is started after a reset. After the application code is loaded, the program can start executing the application code. Note that the fuses cannot be changed by the MCU itself. This means that once the Boot Reset Fuse is programmed, the Reset Vector will always point to the Boot Loader Reset and the fuse can only be changed through the serial or parallel programming interface.

BOOTRST	Reset Address
1	Reset Vector = Application Reset (address 0x0000)
0	Reset Vector = Boot Loader Reset (see Table 112 on page 289)

Note: 1. "1" means unprogrammed, "0" means programmed

The Store Program Memory Control Register contains the control bits needed to control the Boot Loader operations.

Bit	7	6	5	4	3	2	1	0	_
(0x68)	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	SPMCSR
Read/Write	R/W	R	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – SPMIE: SPM Interrupt Enable

When the SPMIE bit is written to one, and the I-bit in the Status Register is set (one), the SPM ready interrupt will be enabled. The SPM ready interrupt will be executed as long as the SPMEN bit in the SPMCSR Register is cleared.

#### • Bit 6 – RWWSB: Read-While-Write Section Busy

When a Self-programming (Page Erase or Page Write) operation to the RWW section is initiated, the RWWSB will be set (one) by hardware. When the RWWSB bit is set, the RWW section cannot be accessed. The RWWSB bit will be cleared if the RWWSRE bit is written to one after a Self-programming operation is completed. Alternatively the RWWSB bit will automatically be cleared if a page load operation is initiated.

#### • Bit 5 – Res: Reserved Bit

This bit is a reserved bit in the ATmega64 and always read as zero.

#### • Bit 4 – RWWSRE: Read-While-Write Section Read Enable

When programming (Page Erase or Page Write) to the RWW section, the RWW section is blocked for reading (the RWWSB will be set by hardware). To re-enable the RWW section, the user software must wait until the programming is completed (SPMEN will be cleared). Then, if the RWWSRE bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles re-enables the RWW section. The RWW section cannot be re-enabled while the Flash is busy with a Page Erase or a Page Write (SPMEN is set). If the RWWSRE bit is written while the Flash is being loaded, the Flash load operation will abort and the data loaded will be lost.



#### Bit 3 – BLBSET: Boot Lock Bit Set

If this bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles sets Boot Lock bits, according to the data in R0. The data in R1 and the address in the Z-pointer are ignored. The BLBSET bit will automatically be cleared upon completion of the Lock bit set, or if no SPM instruction is executed within four clock cycles.

An LPM instruction within three cycles after BLBSET and SPMEN are set in the SPMCSR Register, will read either the Lock bits or the Fuse bits (depending on Z0 in the Z-pointer) into the destination register. See "Reading the Fuse and Lock Bits from Software" on page 286 for details.

#### • Bit 2 – PGWRT: Page Write

If this bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles executes Page Write, with the data stored in the temporary buffer. The page address is taken from the high part of the Z-pointer. The data in R1 and R0 are ignored. The PGWRT bit will auto-clear upon completion of a Page Write, or if no SPM instruction is executed within four clock cycles. The CPU is halted during the entire Page Write operation if the NRWW section is addressed.

#### • Bit 1 – PGERS: Page Erase

If this bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles executes Page Erase. The page address is taken from the high part of the Z-pointer. The data in R1 and R0 are ignored. The PGERS bit will auto-clear upon completion of a Page Erase, or if no SPM instruction is executed within four clock cycles. The CPU is halted during the entire Page Write operation if the NRWW section is addressed.

#### • Bit 0 – SPMEN: Store Program Memory Enable

This bit enables the SPM instruction for the next four clock cycles. If written to one together with either RWWSRE, BLBSET, PGWRT' or PGERS, the following SPM instruction will have a special meaning, see description above. If only SPMEN is written, the following SPM instruction will store the value in R1:R0 in the temporary page buffer addressed by the Z-pointer. The LSB of the Z-pointer is ignored. The SPMEN bit will auto-clear upon completion of an SPM instruction, or if no SPM instruction is executed within four clock cycles. During Page Erase and Page Write, the SPMEN bit remains high until the operation is completed.

Writing any other combination than "10001", "01001", "00101", "00011" or "00001" in the lower five bits will have no effect.



## Addressing the Flash During Selfprogramming

The Z-pointer is used to address the SPM commands.

Bit	15	14	13	12	11	10	9	8
ZH (R31)	Z15	Z14	Z13	Z12	Z11	Z10	Z9	Z8
ZL (R30)	Z7	Z6	Z5	Z4	Z3	Z2	Z1	Z0
	7	6	5	4	3	2	1	0

Since the Flash is organized in pages (see Table 123 on page 296), the Program Counter can be treated as having two different sections. One section, consisting of the least significant bits, is addressing the words within a page, while the most significant bits are addressing the pages. This is shown in Figure 137. Note that the Page Erase and Page Write operations are addressed independently. Therefore, it is of major importance that the Boot Loader software addresses the same page in both the Page Erase and Page Write operation. Once a programming operation is initiated, the address is latched and the Z-pointer can be used for other operations.

The only SPM operation that does not use the Z-pointer is Setting the Boot Loader Lock bits. The content of the Z-pointer is ignored and will have no effect on the operation. The LPM instruction does also use the Z-pointer to store the address. Since this instruction addresses the Flash byte-by-byte, also the LSB (Bit Z0) of the Z-pointer is used.









# Self-programming the Flash

**ing** The program memory is updated in a page-by-page fashion. Before programming a page with the data stored in the temporary page buffer, the page must be erased. The temporary page buffer is filled one word at a time using SPM and the buffer can be filled either before the Page Erase command or between a Page Erase and a Page Write operation:

Alternative 1, fill the buffer before a Page Erase:

- Fill temporary page buffer
- Perform a Page Erase
- Perform a Page Write

Alternative 2, fill the buffer after Page Erase:

- Perform a Page Erase
- Fill temporary page buffer
- Perform a Page Write

If only a part of the page needs to be changed, the rest of the page must be stored (for example in the temporary page buffer) before the erase, and then be rewritten. When using Alternative 1, the boot loader provides an effective Read-Modify-Write feature which allows the user software to first read the page, do the necessary changes, and then write back the modified data. If Alternative 2 is used, it is not possible to read the old data while loading since the page is already erased. The temporary page buffer can be accessed in a random sequence. It is essential that the page address used in both the Page Erase and Page Write operation is addressing the same page. See "Simple Assembly Code Example for a Boot Loader" on page 287 for an assembly code example.

# Performing Page<br/>Erase by SPMTo execute Page Erase, set up the address in the Z-pointer, write "X0000011" to SPMCSR and<br/>execute SPM within four clock cycles after writing SPMCSR. The data in R1 and R0 is ignored.<br/>The page address must be written to PCPAGE in the Z-register. Other bits in the Z-pointer must<br/>be written zero during this operation.

- Page Erase to the RWW section: The NRWW section can be read during the Page Erase.
- Page Erase to the NRWW section: The CPU is halted during the operation.

Note: If an interrupt occurs in the timed sequence, the four cycle access cannot be guaranteed. In order to ensure atomic operation disable interrupts before writing to SPMCSR.

**Filling the Temporary Buffer (Page Loading)** To write an instruction word, set up the address in the Z-pointer and data in R1:R0, write "00000001" to SPMCSR and execute SPM within four clock cycles after writing SPMCSR. The content of PCWORD in the Z-register is used to address the data in the temporary buffer. The temporary buffer will auto-erase after a Page Write operation or by writing the RWWSRE bit in SPMCSR. It is also erased after a System Reset. Note that it is not possible to write more than one time to each address without erasing the temporary buffer.

Note: If the EEPROM is written in the middle of an SPM Page Load operation, all data loaded will be lost.

# Performing a PageTo execute Page Write, set up the address in the Z-pointer, write "X0000101" to SPMCSR and<br/>execute SPM within four clock cycles after writing SPMCSR. The data in R1 and R0 is ignored.<br/>The page address must be written to PCPAGE. Other bits in the Z-pointer must be written zero<br/>during this operation.

- Page Write to the RWW section: The NRWW section can be read during the Page Write.
- Page Write to the NRWW section: The CPU is halted during the operation.



Using the SPMIf the SPM interrupt is enabled, the SPM interrupt will generate a constant interrupt when the<br/>SPMEN bit in SPMCSR is cleared. This means that the interrupt can be used instead of polling<br/>the SPMCSR Register in software. When using the SPM interrupt, the Interrupt Vectors should<br/>be moved to the BLS section to avoid that an interrupt is accessing the RWW section when it is<br/>blocked for reading. How to move the interrupts is described in "Interrupts" on page 61.

**Consideration While Updating BLS** Special care must be taken if the user allows the Boot Loader section to be updated by leaving Boot Lock bit11 unprogrammed. An accidental write to the Boot Loader itself can corrupt the entire Boot Loader, and further software updates might be impossible. If it is not necessary to change the Boot Loader software itself, it is recommended to program the Boot Lock bit11 to protect the Boot Loader software from any internal software changes.

**Prevent Reading the RWW Section During Self-programming Self-programming During Self-programming (either Page Erase or Page Write), the RWW section is always** blocked for reading. The user software itself must prevent that this section is addressed during the Self-programming operation. The RWWSB in the SPMCSR will be set as long as the RWW section is busy. During Self-programming the Interrupt Vector table should be moved to the BLS as described in "Interrupts" on page 61, or the interrupts must be disabled. Before addressing the RWW section after the programming is completed, the user software must clear the RWWSB by writing the RWWSRE. See "Simple Assembly Code Example for a Boot Loader" on page 287 for an example.

#### Setting the Boot Loader Lock Bits by SPM

To set the Boot Loader Lock bits, write the desired data to R0, write "X0001001" to SPMCSR and execute SPM within four clock cycles after writing SPMCSR. The only accessible Lock bits are the Boot Lock bits that may prevent the Application and Boot Loader section from any software update by the MCU.



See Table 108 and Table 109 for how the different settings of the Boot Loader Bits affect the Flash access.

If bits 5..2 in R0 are cleared (zero), the corresponding Boot Lock bit will be programmed if an SPM instruction is executed within four cycles after BLBSET and SPMEN are set in SPMCSR. The Z-pointer is don't care during this operation, but for future compatibility it is recommended to load the Z-pointer with 0x0001 (same as used for reading the Lock bits). For future compatibility It is also recommended to set bits 7, 6, 1, and 0 in R0 to "1" when writing the Lock bits. When programming the Lock bits the entire Flash can be read during the operation.

#### EEPROM Write Prevents Writing to SPMCSR

Note that an EEPROM write operation will block all software programming to Flash. Reading the Fuses and Lock bits from software will also be prevented during the EEPROM write operation. It is recommended that the user checks the status bit (EEWE) in the EECR Register and verifies that the bit is cleared before writing to the SPMCSR Register.



#### Reading the Fuse and Lock Bits from Software

It is possible to read both the Fuse and Lock bits from software. To read the Lock bits, load the Z-pointer with 0x0001 and set the BLBSET and SPMEN bits in SPMCSR. When an LPM instruction is executed within three CPU cycles after the BLBSET and SPMEN bits are set in SPMCSR, the value of the Lock bits will be loaded in the destination register. The BLBSET and SPMEN bits will auto-clear upon completion of reading the Lock bits or if no LPM instruction is executed within three CPU cycles or no SPM instruction is executed within four CPU cycles. When BLB-SET and SPMEN are cleared, LPM will work as described in the AVR Instruction Set Reference Manual.

Bit	7	6	5	4	3	2	1	0
Rd	-	-	BLB12	BLB11	BLB02	BLB01	LB2	LB1

The algorithm for reading the Fuse Low bits is similar to the one described above for reading the Lock bits. To read the Fuse Low bits, load the Z-pointer with 0x0000 and set the BLBSET and SPMEN bits in SPMCSR. When an LPM instruction is executed within three cycles after the BLBSET and SPMEN bits are set in the SPMCSR, the value of the Fuse Low bits (FLB) will be loaded in the destination register as shown below. Refer to Table 119 on page 292 for a detailed description and mapping of the Fuse Low bits.

Bit	7	6	5	4	3	2	1	0
Rd	FLB7	FLB6	FLB5	FLB4	FLB3	FLB2	FLB1	FLB0

Similarly, when reading the Fuse High bits, load 0x0003 in the Z-pointer. When an LPM instruction is executed within three cycles after the BLBSET and SPMEN bits are set in the SPMCSR, the value of the Fuse High bits (FHB) will be loaded in the destination register as shown below. Refer to Table 118 on page 292 for detailed description and mapping of the Fuse High bits.

Bit	7	6	5	4	3	2	1	0
Rd	FHB7	FHB6	FHB5	FHB4	FHB3	FHB2	FHB1	FHB0

When reading the Extended Fuse bits, load 0x0002 in the Z-pointer. When an LPM instruction is executed within three cycles after the BLBSET and SPMEN bits are set in the SPMCSR, the value of the Extended Fuse bits (EFB) will be loaded in the destination register as shown below. Refer to Table 117 on page 291 for detailed description and mapping of the Fuse High bits.

Bit	7	6	5	4	3	2	1	0
Rd	-	-	-	-	-	-	EFB1	EFB0

Fuse and Lock bits that are programmed will be read as zero. Fuse and Lock bits that are unprogrammed will be read as one.

#### Preventing Flash Corruption

Iash During periods of low V<sub>CC</sub>, the Flash program can be corrupted because the supply voltage is too low for the CPU and the Flash to operate properly. These issues are the same as for board level systems using the Flash, and the same design solutions should be applied.

A Flash program corruption can be caused by two situations when the voltage is too low. First, a regular write sequence to the Flash requires a minimum voltage to operate correctly. Second, the CPU itself can execute instructions incorrectly, if the supply voltage for executing instructions is too low.

Flash corruption can easily be avoided by following these design recommendations (one is sufficient):

- 1. If there is no need for a Boot Loader update in the system, program the Boot Loader Lock bits to prevent any Boot Loader software updates.
- Keep the AVR RESET active (low) during periods of insufficient power supply voltage. This can be done by enabling the internal Brown-out Detector (BOD) if the operating voltage matches the detection level. If not, an external low V<sub>CC</sub> Reset Protection circuit can



be used. If a reset occurs while a write operation is in progress, the write operation will be completed provided that the power supply voltage is sufficient.

Keep the AVR core in Power-down Sleep mode during periods of low V<sub>CC</sub>. This will prevent the CPU from attempting to decode and execute instructions, effectively protecting the SPMCSR Register and thus the Flash from unintentional writes.

**Programming Time for** The calibrated RC Oscillator is used to time Flash accesses. Table 111 shows the typical pro-**Flash when Using** gramming time for Flash accesses from the CPU.

#### Table 111. SPM Programming Time

Symbol	Min Programming Time	Max Programming Time		
Flash write (Page Erase, Page Write, and write Lock bits by SPM)	3.7 ms	4.5 ms		

Simple Assembly Code Example for a Boot Loader	<pre>;-the routine writes one page of data from RAM to Flash ; the first data location in RAM is pointed to by the Y pointer ; the first data location in Flash is pointed to by the Z-pointer ;-error handling is not included ;-the routine must be placed inside the boot space ; (at least the Do_spm sub routine). Only code inside NRWW section can ; be read during self-programming (Page Erase and Page Write). ;-registers used: r0, r1, temp1 (r16), temp2 (r17), looplo (r24), ; loophi (r25), spmcrval (r20) ; storing and restoring of registers is not included in the routine ; register usage can be optimized at the expense of code size ;-It is assumed that either the interrupt table is moved to the Boot ; loader section or that the interrupts are disabled. .equ PAGESIZEB = PAGESIZE*2</pre>
	<pre>; transfer data from RAM to Flash page buffer ldi looplo, low(PAGESIZEB) ;init loop variable ldi loophi, high(PAGESIZEB) ;not required for PAGESIZEB&lt;=256 Wrloop: ld r0, Y+ ld r1, Y+ ld spmcrval, (1&lt;<spmen) call Do_spm adiw ZH:ZL, 2 sbiw loophi:looplo, 2 ;use subi for PAGESIZEB&lt;=256 brne Wrloop ; execute Page Write subi ZL, low(PAGESIZEB) ;restore pointer sbci ZH, high(PAGESIZEB) ;not required for PAGESIZEB&lt;=256 ldi spmcrval, (1&lt;<pgwrt) (1<<spmen)<br=""  ="">call Do_spm ; re-enable the RWW section ldi spmcrval, (1&lt;<rwwsre) (1<<spmen)<="" pre=""  =""></rwwsre)></pgwrt)></spmen) </pre>
	call Do_spm



SPM

```
; read back and check, optional
 ldi looplo, low(PAGESIZEB) ;init loop variable
  ldi
       loophi, high(PAGESIZEB) ;not required for PAGESIZEB<=256</pre>
 subi YL, low(PAGESIZEB)
                               ;restore pointer
 sbci YH, high(PAGESIZEB)
Rdloop:
  lpm r0, Z+
  ld r1, Y+
  cpse r0, r1
 jmp Error
  sbiw loophi:looplo, 1
                             ;use subi for PAGESIZEB<=256
 brne Rdloop
  ; return to RWW section
  ; verify that RWW section is safe to read
Return:
  lds temp1, SPMCSR
 sbrs temp1, RWWSB
                              ; If RWWSB is set, the RWW section is not ready yet
 ret
 ; re-enable the RWW section
  ldi spmcrval, (1<<RWWSRE) | (1<<SPMEN)</pre>
 call Do spm
 rjmp Return
Do spm:
 ; check for previous SPM complete
Wait spm:
 lds temp1, SPMCSR
  sbrc temp1, SPMEN
 rjmp Wait spm
 ; input: spmcrval determines SPM action
  ; disable interrupts if enabled, store status
 in temp2, SREG
 cli
 ; check that no EEPROM write access is present
Wait ee:
  sbic EECR, EEWE
 rjmp Wait_ee
  ; SPM timed sequence
  sts SPMCSR, spmcrval
  spm
  ; restore SREG (to enable interrupts if originally enabled)
  out SREG, temp2
 ret
```


#### ATmega64 Boot Loader Parameters

In Table 112 through Table 114, the parameters used in the description of the Self-programming are given.

Table 112.	Boot Size	Configuration <sup>(1)</sup>
------------	-----------	------------------------------

BOOTSZ 1	BOOTSZ 0	Boot Size	Pages	Appli- cation Flash Section	Boot Loader Flash Section	End Applic- ation Section	Boot Reset Address (Start Boot Loader Section)
1	1	512 words	4	0x0000 - 0x7DFF	0x7E00 - 0x7FFF	0x7DFF	0x7E00
1	0	1024 words	8	0x0000 - 0x7BFF	0x7C00- 0x7FFF	0x7BFF	0x7C00
0	1	2048 words	16	0x0000 - 0x77FF	0x7800 - 0x7FFF	0x77FF	0x7800
0	0	4096 words	32	0x0000 - 0x6FFF	0x7000 - 0x7FFF	0x6FFF	0x7000

Note: 1. The different BOOTSZ Fuse configurations are shown in Figure 136

Table 113. Read-While-Write Limit<sup>(1)</sup>

Section	Pages	Address
Read-While-Write (RWW)	224	0x0000 - 0x6FFF
No Read-While-Write (NRWW)	32	0x7000 - 0x7FFF

Note: 1. For details about these two section, see "NRWW – No Read-While-Write Section" on page 278 and "RWW – Read-While-Write Section" on page 278

**Table 114.** Explanation of Different Variables Used in Figure 137 and the Mapping to the Z-pointer<sup>(1)(2)</sup>

Variable		Corresponding Z-value	Description
PCMSB	14		Most significant bit in the Program Counter. (The Program Counter is 15 bits PC[14:0]).
PAGEMSB	6		Most significant bit which is used to address the words within one page (128 words in a page requires seven bits PC [6:0]).
ZPCMSB		Z15	Bit in Z-register that is mapped to PCMSB. Because Z0 is not used, the ZPCMSB equals PCMSB + 1.
ZPAGEMSB		Z7	Bit in Z-register that is mapped to PAGEMSB. Because Z0 is not used, the ZPAGEMSB equals PAGEMSB + 1.
PCPAGE	PC[14:7]	Z15:Z8	Program Counter page address: Page select, for Page Erase and Page Write
PCWORD	PC[6:0]	Z7:Z1	Program Counter word address: Word select, for filling temporary buffer (must be zero during Page Write operation)

Notes: 1. Z0: should be zero for all SPM commands, byte select for the LPM instruction.

2. See "Addressing the Flash During Self-programming" on page 283 for details about the use of Z-pointer during Self-programming.



#### Memory Programming

**Program and Data Memory Lock Bits** The ATmega64 provides six Lock bits which can be left unprogrammed ("1") or can be programmed ("0") to obtain the additional features listed in Table 116. The Lock bits can only be erased to "1" with the Chip Erase command.

 Table 115.
 Lock Bit Byte<sup>(1)</sup>

Lock Bit Byte	Bit no	Description	Default Value
	7	-	1 (unprogrammed)
	6	-	1 (unprogrammed)
BLB12	5	Boot Lock bit	1 (unprogrammed)
BLB11	4	Boot Lock bit	1 (unprogrammed)
BLB02	3	Boot Lock bit	1 (unprogrammed)
BLB01	2	Boot Lock bit	1 (unprogrammed)
LB2	1	Lock bit	1 (unprogrammed)
LB1	0	Lock bit	1 (unprogrammed)

Note: 1. "1" means unprogrammed, "0" means programmed

Iddle IID. LUCK DIL FIOLECLIUM MODES	Table 116.	Lock Bit Protection Modes <sup>(2)</sup>
--------------------------------------	------------	--

Memor	Memory Lock Bits		Protection Type
LB Mode	LB2	LB1	
1	1	1	No memory lock features enabled.
2	1	0	Further programming of the Flash and EEPROM is disabled in Parallel and SPI/JTAG Serial Programming mode. The Fuse bits are locked in both Serial and Parallel Programming mode. <sup>(1)</sup>
3	0	0	Further programming and verification of the Flash and EEPROM is disabled in Parallel and SPI/JTAG Serial Programming mode. The Fuse bits are locked in both Serial and Parallel Programming mode. <sup>(1)</sup>
BLB0 Mode	BLB02	BLB01	
1	1	1	No restrictions for SPM or LPM accessing the Application section.
2	1	0	SPM is not allowed to write to the Application section.
3	0	0	SPM is not allowed to write to the Application section, and LPM executing from the Boot Loader section is not allowed to read from the Application section. If Interrupt Vectors are placed in the Boot Loader section, interrupts are disabled while executing from the Application section.
4	0	1	LPM executing from the Boot Loader section is not allowed to read from the Application section. If Interrupt Vectors are placed in the Boot Loader section, interrupts are disabled while executing from the Application section.
BLB1 Mode	BLB12	BLB11	



Memo	Memory Lock Bits		Protection Type
1	1	1	No restrictions for SPM or LPM accessing the Boot Loader section.
2	1	0	SPM is not allowed to write to the Boot Loader section.
3	0	0	SPM is not allowed to write to the Boot Loader section, and LPM executing from the Application section is not allowed to read from the Boot Loader section. If Interrupt Vectors are placed in the Application section, interrupts are disabled while executing from the Boot Loader section.
4	0	1	LPM executing from the Application section is not allowed to read from the Boot Loader section. If Interrupt Vectors are placed in the Application section, interrupts are disabled while executing from the Boot Loader section.

-

Notes: 1. Program the Fuse bits before programming the Lock bits.

2. "1" means unprogrammed, "0" means programmed

#### **Fuse Bits**

The ATmega64 has three fuse bytes. Table 117 - Table 119 describe briefly the functionality of all the fuses and how they are mapped into the fuse bytes. Note that the fuses are read as logical zero, "0", if they are programmed.

#### Table 117. Extended Fuse Byte

Fuse Ext Byte	Bit no	Description	Default Value
-	7	_	1
-	6	_	1
-	5	_	1
-	4	_	1
-	3	_	1
-	2	_	1
M103C <sup>(1)</sup>	1	ATmega103 compatibility mode	0 (programmed)
WDTON <sup>(2)</sup>	0	Watchdog Timer always on	1 (unprogrammed)

Notes: 1. See "ATmega103 and ATmega64 Compatibility" on page 4 for details.

2. See "WDTCR - Watchdog Timer Control Register" on page 57 for details.



Table 118. Fuse High Byte

Fuse High Byte	Bit no	Description	Default Value
OCDEN	7	Enable OCD	1 (unprogrammed, OCD disabled)
JTAGEN <sup>(4)</sup>	6	Enable JTAG	0 (programmed, JTAG enabled)
SPIEN <sup>(1)</sup>	5	Enable SPI Serial Program and Data Downloading	0 (programmed, SPI prog. enabled)
CKOPT <sup>(2)</sup>	4	Oscillator options	1 (unprogrammed)
EESAVE	3	EEPROM memory is preserved through the Chip Erase	1 (unprogrammed, EEPROM not preserved)
BOOTSZ1	2	Select Boot Size (see Table 112 for details)	0 (programmed) <sup>(3)</sup>
BOOTSZ0	1	Select Boot Size (see Table 112 for details)	0 (programmed) <sup>(3)</sup>
BOOTRST	0	Select Reset Vector	1 (unprogrammed)

Notes: 1. The SPIEN Fuse is not accessible in SPI Serial Programming mode.

- 2. The CKOPT Fuse functionality depends on the setting of the CKSEL bits. See "Clock Sources" on page 38 for details.
- 3. The default value of BOOTSZ1..0 results in maximum Boot Size. See Table 112 on page 289
- 4. If the JTAG interface is left unconnected, the JTAGEN fuse should if possible be disabled. This to avoid static current at the TDO pin in the JTAG interface

#### Table 119.Fuse Low Byte

Fuse Low Byte	Bit no	Description	Default Value
BODLEVEL	7	Brown out detector trigger level	1 (unprogrammed)
BODEN	6	Brown out detector enable	1 (unprogrammed, BOD disabled)
SUT1	5	Select start-up time	1 (unprogrammed) <sup>(1)</sup>
SUT0	4	Select start-up time	0 (programmed) <sup>(1)</sup>
CKSEL3	3	Select Clock source	0 (programmed) <sup>(2)</sup>
CKSEL2	2	Select Clock source	0 (programmed) <sup>(2)</sup>
CKSEL1	1	Select Clock source	0 (programmed) <sup>(2)</sup>
CKSEL0	0	Select Clock source	1 (unprogrammed) <sup>(2)</sup>

Notes: 1. The default value of SUT1..0 results in maximum start-up time. See Table 14 on page 43 for details.

 The default setting of CKSEL3..0 results in internal RC Oscillator @ 1 MHz. See Table 6 on page 38 for details.

The status of the Fuse bits is not affected by Chip Erase. Note that the Fuse bits are locked if Lock bit1 (LB1) is programmed. Program the Fuse bits before programming the Lock bits.



Latching of Fuses	The fuse values are latched when the device enters Programming mode and changes of the fuse values will have no effect until the part leaves Programming mode. This does not apply to the EESAVE Fuse which will take effect once it is programmed. The fuses are also latched on Power-up in Normal mode.
Signature Bytes	All Atmel microcontrollers have a 3-byte signature code which identifies the device. This code can be read in both Serial and Parallel mode, also when the device is locked. The three bytes reside in a separate address space.
	For the ATmega64 the signature bytes are:
	1. 0x000: 0x1E (indicates manufactured by Atmel)
	2. 0x001: 0x96 (indicates 64 Kbytes Flash memory)
	3. 0x002: 0x02 (indicates ATmega64 device when 0x001 is 0x96)
Calibration Byte	The ATmega64 stores four different calibration values for the internal RC Oscillator. These bytes resides in the signature row high byte of the addresses 0x000, 0x0001, 0x0002, and 0x0003 for 1, 2, 4, and 8 MHz respectively. During Reset, the 1 MHz value is automatically loaded into the OSCCAL Register. If other frequencies are used, the calibration value has to be loaded manually, see "OSCCAL – Oscillator Calibration Register(1)" on page 43 for details.
Parallel Programming Parameters, Pin Mapping, and Commands	This section describes how to parallel program and verify Flash Program memory, EEPROM Data memory, Memory Lock bits, and Fuse bits in the ATmega64. Pulses are assumed to be at least 250 ns unless otherwise noted.
Signal Names	In this section, some pins of the ATmega64 are referenced by signal names describing their functionality during parallel programming, see Figure 138 and Table 120. Pins not described in the following table are referenced by pin names.
	The XA1/XA0 pins determine the action executed when the XTAL1 pin is given a positive pulse. The bit coding is shown in Table 122.
	When pulsing $\overline{WR}$ or $\overline{OE}$ , the command loaded determines the action executed. The different Commands are shown in Table 123.









0	0		
Signal Name in Programming Mode	Pin Name	I/O	Function
RDY/BSY	PD1	0	0: Device is busy programming, 1: Device is ready for new command
ŌĒ	PD2	Ι	Output Enable (Active low)
WR	PD3	Ι	Write Pulse (Active low)
BS1	PD4	I	Byte Select 1 ("0" selects low byte, "1" selects high byte)
XA0	PD5	Ι	XTAL Action Bit 0
XA1	PD6	Ι	XTAL Action Bit 1
PAGEL	PD7	Ι	Program Memory and EEPROM data Page Load
BS2	PA0	Ι	Byte Select 2 ("0" selects low byte, "1" selects 2'nd high byte)
DATA	PB7 - 0	I/O	Bi-directional Data bus (Output when $\overline{\text{OE}}$ is low)

#### Table 120. Pin Name Mapping

#### Table 121. Pin Values Used to Enter Programming Mode

Pin	Symbol	Value
PAGEL	Prog_enable[3]	0
XA1	Prog_enable[2]	0
XA0	Prog_enable[1]	0
BS1	Prog_enable[0]	0

Table 122. XA1 and XA0 Coding

XA1	XA0	Action when XTAL1 is Pulsed
0	0	Load Flash or EEPROM Address (High or low address byte determined by BS1)
0	1	Load Data (High or Low data byte for Flash determined by BS1)
1	0	Load Command
1	1	No Action, Idle



Table 123.	Command Byte Bit Coding
------------	-------------------------

Command Byte	Command Executed
1000 0000	Chip Erase
0100 0000	Write Fuse Bits
0010 0000	Write Lock Bits
0001 0000	Write Flash
0001 0001	Write EEPROM
0000 1000	Read Signature Bytes and Calibration byte
0000 0100	Read Fuse and Lock Bits
0000 0010	Read Flash
0000 0011	Read EEPROM

Table 124.	No. of Words in	n a Page and no.	of Pages in the Flash

Flash Size	Page Size	PCWORD	No. of Pages	PCPAGE	PCMSB
32K words (64 Kbytes)	128 words	PC[6:0]	256	PC[14:7]	14

Table 125.	No. of Words	in a Page and no.	of Pages in the EEPROM
------------	--------------	-------------------	------------------------

EEPROM Size	Page Size	PCWORD	No. of Pages	PCPAGE	EEAMSB
2 Kbytes	8 bytes	EEA[2:0]	256	EEA[10:3]	10



#### Parallel Programming

Enter Programming	The following algorithm puts the device in Parallel Programming mode:				
Mode	1. Apply 4.5V - 5.5V between $V_{CC}$ and GND, and wait at least 100 µs.				
	2. Set RESET to "0" and toggle XTAL1 at least six times.				
	3. Set the Prog_enable pins listed in Table 121 on page 295 to "0000" and wait at least 100 ns.				
	<ul> <li>Apply 11.5V - 12.5V to RESET. Any activity on Prog_enable pins within 100 ns after +12V has been applied to RESET, will cause the device to fail entering Programming mode.</li> </ul>				
	Note, if External Crystal or External RC configuration is selected, it may not be possible to apply qualified XTAL1 pulses. In such cases, the following algorithm should be followed:				
	1. Set Prog_enable pins listed in Table on page 295 to "0000".				
	<ol> <li>Apply 4.5V - 5.5V between V<sub>CC</sub> and GND simultaneously as 11.5V - 12.5V is applied to RESET.</li> </ol>				
	3. Wait 100 μs.				
	<ol> <li>Re-program the fuses to ensure that External Clock is selected as clock source (CKSEL3:0 = 0b0000) If Lock bits are programmed, a Chip Erase command must be executed before changing the fuses.</li> </ol>				
	5. Exit Programming mode by power the device down or by bringing RESET pin to 0b0.				
	6. Entering Programming mode with the original algorithm, as described above.				
Considerations for Efficient Programming	The loaded command and address are retained in the device during programming. For efficient programming, the following should be considered.				
	<ul> <li>The command needs only be loaded once when writing or reading multiple memory locations.</li> </ul>				
	<ul> <li>Skip writing the data value 0xFF, that is the contents of the entire EEPROM (unless the EESAVE Fuse is programmed) and Flash after a Chip Erase.</li> </ul>				
	<ul> <li>Address high byte needs only be loaded before programming or reading a new 256 word window in Flash or 256 byte EEPROM. This consideration also applies to Signature bytes reading.</li> </ul>				
Chip Erase	The Chip Erase will erase the Flash and EEPROM <sup>(1)</sup> memories plus Lock bits. The Lock bits are not reset until the program memory has been completely erased. The Fuse bits are not changed. A Chip Erase must be performed before the Flash and/or the EEPROM reprogrammed.				
	Note: 1. The EEPRPOM memory is preserved during chip erase if the EESAVE Fuse is programmed.				
	Load Command "Chip Erase"				
	1. Set XA1, XA0 to "10". This enables command loading.				
	2. Set BS1 to "0".				
	3. Set DATA to "1000 0000". This is the command for Chip Erase.				
	4. Give XTAL1 a positive pulse. This loads the command.				
	5. Give WR a negative pulse. This starts the Chip Erase. RDY/BSY goes low.				

6. Wait until RDY/BSY goes high before loading a new command.

#### Programming the Flash

The Flash is organized in pages, see Table 123 on page 296. When programming the Flash, the program data is latched into a page buffer. This allows one page of program data to be programmed simultaneously. The following procedure describes how to program the entire Flash memory:

- A. Load Command "Write Flash"
- 1. Set XA1, XA0 to "10". This enables command loading.
- 2. Set BS1 to "0".
- 3. Set DATA to "0001 0000". This is the command for Write Flash.
- 4. Give XTAL1 a positive pulse. This loads the command.
- B. Load Address Low byte
- 1. Set XA1, XA0 to "00". This enables address loading.
- 2. Set BS1 to "0". This selects low address.
- 3. Set DATA = Address low byte (0x00 0xFF).
- 4. Give XTAL1 a positive pulse. This loads the address low byte.
- C. Load Data Low Byte
- 1. Set XA1, XA0 to "01". This enables data loading.
- 2. Set DATA = Data low byte (0x00 0xFF).
- 3. Give XTAL1 a positive pulse. This loads the data byte.
- D. Load Data High Byte
- 1. Set BS1 to "1". This selects high data byte.
- 2. Set XA1, XA0 to "01". This enables data loading.
- 3. Set DATA = Data high byte (0x00 0xFF).
- 4. Give XTAL1 a positive pulse. This loads the data byte.
- E. Latch Data
- 1. Set BS1 to "1". This selects high data byte.
- Give PAGEL a positive pulse. This latches the data bytes. (See Figure 140 for signal waveforms).
- F. Repeat B through E until the entire buffer is filled or until all data within the page is loaded.

While the lower bits in the address are mapped to words within the page, the higher bits address the pages within the Flash. This is illustrated in Figure 139 on page 299. Note that if less than eight bits are required to address words in the page (pagesize < 256), the most significant bit(s) in the address low byte are used to address the page when performing a Page Write.

- G. Load Address High byte
- 1. Set XA1, XA0 to "00". This enables address loading.
- 2. Set BS1 to "1". This selects high address.
- 3. Set DATA = Address high byte (0x00 0xFF).
- 4. Give XTAL1 a positive pulse. This loads the address high byte.
- H. Program Page
- 1. Set BS1 = "0".
- Give WR a negative pulse. This starts programming of the entire page of data. RDY/BSYgoes low.
- 3. Wait until RDY/BSY goes high. (See Figure 140 for signal waveforms.)



I. Repeat B through H until the entire Flash is programmed or until all data has been programmed.

J. End Page Programming

- 1. 1. Set XA1, XA0 to "10". This enables command loading.
- 2. Set DATA to "0000 0000". This is the command for No Operation.
- Give XTAL1 a positive pulse. This loads the command, and the internal write signals are reset.

**Figure 139.** Addressing the Flash which is Organized in Pages<sup>(1)</sup>



Note: 1. PCPAGE and PCWORD are listed in Table 123 on page 296.

Figure 140. Programming the Flash Waveforms<sup>(1)</sup>



Note: 1. "XX" is don't care. The letters refer to the programming description above.



#### Programming the EEPROM

The EEPROM is organized in pages, see Table 124 on page 296. When programming the EEPROM, the program data is latched into a page buffer. This allows one page of data to be programmed simultaneously. The programming algorithm for the EEPROM data memory is as follows (refer to "Programming the Flash" on page 298 for details on Command, Address and Data loading):

- 1. A: Load Command "0001 0001".
- 2. G: Load Address High Byte (0x00 0xFF).
- 3. B: Load Address Low Byte (0x00 0xFF).
- 4. C: Load Data (0x00 0xFF).
- 5. E: Latch data (give PAGEL a positive pulse).

K: Repeat 3 through 5 until the entire buffer is filled.

L: Program EEPROM page

- 1. Set BS1 to "0".
- Give WR a negative pulse. This starts programming of the EEPROM page. RDY/BSY goes low.
- 3. Wait until to RDY/BSY goes high before programming the next page. (See Figure 141 for signal waveforms.)

Figure 141. Programming the EEPROM Waveforms



#### **Reading the Flash**

**Flash** The algorithm for reading the Flash memory is as follows (refer to "Programming the Flash" on page 298 for details on Command and Address loading):

- 1. A: Load Command "0000 0010".
- 2. G: Load Address High Byte (0x00 0xFF).
- 3. B: Load Address Low Byte (0x00 0xFF).
- 4. Set OE to "0", and BS1 to "0". The Flash word low byte can now be read at DATA.
- 5. Set BS to "1". The Flash word high byte can now be read at DATA.
- 6. Set OE to "1".



Reading the EEPROM	The algorithm for reading the EEPROM memory is as follows (refer to "Programming the Flash" on page 298 for details on Command and Address loading):
	1. A: Load Command "0000 0011".
	2. G: Load Address High Byte (0x00 - 0xFF).
	3. B: Load Address Low Byte (0x00 - 0xFF).
	4. Set OE to "0", and BS1 to "0". The EEPROM Data byte can now be read at DATA.
	5. Set $\overline{OE}$ to "1".
Programming the Fuse Low Bits	The algorithm for programming the Fuse Low bits is as follows (refer to "Programming the Flash" on page 298 for details on Command and Data loading):
	1. A: Load Command "0100 0000".
	2. C: Load Data Low Byte. Bit n = "0" programs and bit n = "1" erases the Fuse bit.
	3. Set BS1 to "0" and BS2 to "0".
	4. Give $\overline{WR}$ a negative pulse and wait for RDY/ $\overline{BSY}$ to go high.
Programming the	The algorithm for programming the Fuse High bits is as follows (refer to "Programming the
Fuse High Bits	Flash" on page 298 for details on Command and Data loading):
	1. A: Load Command "0100 0000".
	2. C: Load Data Low Byte. Bit $n = "0"$ programs and bit $n = "1"$ erases the Fuse bit.
	3. Set BS1 to "1" and BS2 to "0". This selects high data byte.
	4. Give WR a negative pulse and wait for RDY/BSY to go high.
	5. Set BS1 to "0". This selects low data byte.
Programming the Extended Fuse Bits	The algorithm for programming the Extended Fuse bits is as follows (refer to "Programming the Flash" on page 298 for details on Command and Data loading):
	1. A: Load Command "0100 0000".
	2. C: Load Data Low Byte. Bit n = "0" programs and bit n = "1" erases the Fuse bit.
	3. Set BS2 to "1" and BS1 to "0". This selects extended data byte.

- 4. Give  $\overline{WR}$  a negative pulse and wait for RDY/ $\overline{BSY}$  to go high.
- 5. Set BS2 to "0". This selects low data byte.

#### Figure 142. Programming the FUSES Waveforms





Programming the Lock The algorithm for programming the Lock bits is as follows (refer to "Programming the Flash" on Bits page 298 for details on Command and Data loading):

- 1. A: Load Command "0010 0000".
- 2. C: Load Data Low Byte. Bit n = "0" programs the Lock bit.
- 3. Give  $\overline{WR}$  a negative pulse and wait for RDY/BSY to go high.

The Lock bits can only be cleared by executing Chip Erase.

Reading the Fuse and The algorithm for reading the Fuse and Lock bits is as follows (refer to "Programming the Flash" Lock Bits on page 298 for details on Command loading):

- 1. A: Load Command "0000 0100".
- 2. Set OE to "0". BS2 to "0" and BS1 to "0". The status of the Fuse Low bits can now be read at DATA ("0" means programmed).
- 3. Set OE to "0", BS2 to "1" and BS1 to "1". The status of the Fuse High bits can now be read at DATA ("0" means programmed).
- 4. Set OE to "0", BS2 to "1" and BS1 to "0". The status of the Extended Fuse bits can now be read at DATA ("0" means programmed).
- 5. Set OE to "0", BS2 to "0" and BS1 to "1". The status of the Lock bits can now be read at DATA ("0" means programmed).
- 6. Set OE to "1".

Figure 143. Mapping Between BS1, BS2 and the Fuse and Lock Bits during Read



Reading the Signature The algorithm for reading the Signature bytes is as follows (refer to "Programming the Flash" for **Bytes** details on Command and Address loading):

- 1. A: Load Command "0000 1000".
- B: Load Address Low Byte (0x00 0x02).
- Set OE to "0", and BS1 to "0". The selected Signature byte can now be read at DATA.
- Set OE to "1".

**Reading the Calibration Byte** 

The algorithm for reading the Calibration bytes is as follows (refer to "Programming the Flash" for details on Command and Address loading):



- 1. A: Load Command "0000 1000".
- 2. B: Load Address Low Byte, (0x00 0x03).
- 3. Set  $\overline{\text{OE}}$  to "0", and BS1 to "1". The Calibration byte can now be read at DATA.
- 4. Set OE to "1".

 Parallel Programming
 Figure 144.
 Parallel Programming Timing, Including some General Timing Requirements

 Characteristics
 Lation 100 and 100 and



Figure 145. Parallel Programming Timing, Loading Sequence with Timing Requirements<sup>(1)</sup>



Note: 1. The timing requirements shown in Figure 144 (that is, t<sub>DVXH</sub>, t<sub>XHXL</sub>, and t<sub>XLDX</sub>) also apply to loading operation.





**Figure 146.** Parallel Programming Timing, Reading Sequence (Within the Same Page) with Timing Requirements<sup>(1)</sup>

Note: 1. The timing requirements shown in Figure 144 (that is, t<sub>DVXH</sub>, t<sub>XHXL</sub>, and t<sub>XLDX</sub>) also apply to reading operation.



Table 126.       Parallel Programming Characteristics, V <sub>CC</sub> = 5V ±10%					
Symbol	Parameter	Min	Тур	Мах	Units
V <sub>PP</sub>	Programming Enable Voltage	11.5		12.5	V
I <sub>PP</sub>	Programming Enable Current			250	μΑ
t <sub>DVXH</sub>	Data and Control Valid before XTAL1 High	67			
t <sub>XLXH</sub>	XTAL1 Low to XTAL1 High	200			
t <sub>XHXL</sub>	XTAL1 Pulse Width High	150			
t <sub>XLDX</sub>	Data and Control Hold after XTAL1 Low	67			
t <sub>XLWL</sub>	XTAL1 Low to WR Low	0			
t <sub>XLPH</sub>	XTAL1 Low to PAGEL high	0			
t <sub>PLXH</sub>	PAGEL low to XTAL1 high	150			no
t <sub>BVPH</sub>	BS1 Valid before PAGEL High	67			ns
t <sub>PHPL</sub>	PAGEL Pulse Width High	150			
t <sub>PLBX</sub>	BS1 Hold after PAGEL Low	67			
t <sub>WLBX</sub>	BS2/1 Hold after WR Low	67			
t <sub>PLWL</sub>	PAGEL Low to WR Low	67			
t <sub>BVWL</sub>	BS1 Valid to WR Low	67			
t <sub>WLWH</sub>	WR Pulse Width Low	150			
t <sub>WLRL</sub>	WR Low to RDY/BSY Low	0		1	μS
t <sub>WLRH</sub>	WR Low to RDY/BSY High <sup>(1)</sup>	3.7		4.5	
t <sub>WLRH_CE</sub>	WR Low to RDY/BSY High for Chip Erase <sup>(2)</sup>	7.5		9	ms
t <sub>XLOL</sub>	XTAL1 Low to OE Low	0			
t <sub>BVDV</sub>	BS1 Valid to DATA valid	0		250	<b></b>
t <sub>OLDV</sub>	OE Low to DATA Valid			250	ns
t <sub>OHDZ</sub>	OE High to DATA Tri-stated			250	

Table 126.	Parallel Programming	Characteristics,	$V_{\rm CC} = 5V \pm 10\%$
------------	----------------------	------------------	----------------------------

Notes: 1. t<sub>WLRH</sub> is valid for the Write Flash, Write EEPROM, Write Fuse Bits and Write Lock bits commands.

2. t<sub>WLRH CE</sub> is valid for the Chip Erase command.

Serial Downloading

Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RESET is set low, the Programming Enable instruction needs to be executed first before program/erase operations can be executed. NOTE, in Table 127 on page 306, the pin mapping for SPI programming is listed. Not all parts use the SPI pins dedicated for the internal SPI interface. Note that throughout the description about Serial downloading, MOSI and MISO are used to describe the serial data in and serial data out, respectively. For ATmega64, these pins are mapped to PDI and PDO.



#### SPI Serial Programming Pin Mapping

Even though the SPI Programming interface re-uses the SPI I/O module, there is one important difference: The MOSI/MISO pins that are mapped to PB2 and PB3 in the SPI I/O module are not used in the Programming interface. Instead, PE0 and PE1 are used for data in SPI Programming mode as shown in Table 127.

Table 127.	Pin Mapping SPI Serial	Programming
------------	------------------------	-------------

Symbol	Pins	I/O	Description
MOSI (PDI)	PE0	I	Serial Data In
MISO (PDO)	PE1	0	Serial Data Out
SCK	PB1	I	Serial Clock





- Notes: 1. If the device is clocked by the internal Oscillator, it is no need to connect a clock source to the XTAL1 pin.
  - 2. VCC 0.3 < AVCC < VCC + 0.3, however, AVCC should always be within 2.7V 5.5V.

When programming the EEPROM, an auto-erase cycle is built into the self-timed programming operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase instruction. The Chip Erase operation turns the content of every memory location in both the Program and EEPROM arrays into 0xFF.

Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods for the serial clock (SCK) input are defined as follows:

Low: > 2 CPU clock cycles for  $f_{ck}$  < 12 MHz, 3 CPU clock cycles for  $f_{ck} \ge$  12 MHz

High: > 2 CPU clock cycles for  $f_{ck}$  < 12 MHz, 3 CPU clock cycles for  $f_{ck} \ge$  12 MHz

When writing serial data to the ATmega64, data is clocked on the rising edge of SCK.

When reading data from the ATmega64, data is clocked on the falling edge of SCK. See Figure 148 for timing details.

To program and verify the ATmega64 in the SPI Serial Programming mode, the following sequence is recommended:

1. Power-up sequence:

Apply power between  $V_{CC}$  and GND while RESET and SCK are set to "0". In some systems, the programmer cannot guarantee that SCK is held low during Power-up. In this case, RESET must be given a positive pulse of at least two CPU clock cycles duration



SPI Serial Programming Algorithm after SCK has been set to "0".

As an alternative to using the RESET signal, PEN can be held low during Power-on Reset while SCK is set to "0". In this case, only the PEN value at Power-on Reset is important. If the programmer cannot guarantee that SCK is held low during Power-up, the PEN method cannot be used. The device must be powered down in order to commence normal operation when using this method.

- 2. Wait for at least 20 ms and enable SPI Serial Programming by sending the Programming Enable serial instruction to pin MOSI.
- 3. The SPI Serial Programming instructions will not work if the communication is out of synchronization. When in sync. the second byte (0x53), will echo back when issuing the third byte of the Programming Enable instruction. Whether the echo is correct or not, all four bytes of the instruction must be transmitted. If the 0x53 did not echo back, give RESET a positive pulse and issue a new Programming Enable command.
- 4. The Flash is programmed one page at a time. The Page size is found in Table 124 on page 296. The memory page is loaded one byte at a time by supplying the 7 LSB of the address and data together with the Load Program Memory Page instruction. To ensure correct loading of the page, the data low byte must be loaded before data high byte is applied for given address. The Program Memory Page is stored by loading the Write Program Memory Page instruction with the 8 MSB of the address. If polling is not used, the user must wait at least t<sub>WD\_FLASH</sub> before issuing the next page. (See Table 128). Accessing the SPI Serial Programming interface before the Flash write operation completes can result in incorrect programming.
- 5. The EEPROM array is programmed one byte at a time by supplying the address and data together with the appropriate Write instruction. An EEPROM memory location is first automatically erased before new data is written. If polling is not used, the user must wait at least t<sub>WD\_EEPROM</sub> before issuing the next byte. (See Table 128).
- 6. Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO.
- 7. At the end of the programming session, **RESET** can be set high to commence normal operation.
- 8. Power-off sequence (if needed): Set RESET to "1".
  - Turn V<sub>CC</sub> power off.
- Note: If other commands that polling (read) are applied before any write operation (FLASH, EEPROM, Lock bits, Fuses) is completed, may result in incorrect programming.
- **Data Polling Flash** When a page is being programmed into the Flash, reading an address location within the page being programmed will give the value 0xFF. At the time the device is ready for a new page, the programmed value will read correctly. This is used to determine when the next page can be written. Note that the entire page is written simultaneously and any address within the page can be used for polling. Data polling of the Flash will not work for the value 0xFF, so when programming this value, the user will have to wait for at least t<sub>WD\_FLASH</sub> before programming the next page. As a chip -erased device contains 0xFF in all locations, programming of addresses that are meant to contain 0xFF, can be skipped. See Table 128 for t<sub>WD\_FLASH</sub> value.



#### Data Polling EEPROM

When a new byte has been written and is being programmed into EEPROM, reading the address location being programmed will give the value 0xFF. At the time the device is ready for a new byte, the programmed value will read correctly. This is used to determine when the next byte can be written. This will not work for the value 0xFF, but the user should have the following in mind: As a chip erased device contains 0xFF in all locations, programming of addresses that are meant to contain 0xFF, can be skipped. This does not apply if the EEPROM is re-programmed without chip erasing the device. In this case, data polling cannot be used for the value 0xFF, and the user will have to wait at least t<sub>WD\_EEPROM</sub> before programming the next byte. See Table 128 for t<sub>WD\_EEPROM</sub> value.

Symbol	Minimum Wait Delay
t <sub>WD_FUSE</sub>	4.5 ms
t <sub>WD_FLASH</sub> <sup>(1)</sup>	4.5 ms
t <sub>WD_EEPROM</sub>	9.0 ms
t <sub>WD_ERASE</sub>	9.0 ms

Note: 1. Flash write: per page



#### Figure 148. SPI Serial Programming Waveforms



Table 129. SPI Serial Programming Instruction Set

		Instructio	on Format		
Instruction	Byte 1	Byte 2	Byte 3	Byte 4	Operation
Programming Enable	1010 1100	0101 0011	****	XXXX XXXX	Enable SPI Serial Programming after RESET goes low.
Chip Erase	1010 1100	100x xxxx	XXXX XXXX	XXXX XXXX	Chip Erase EEPROM and Flash.
Read Program Memory	0010 <b>H</b> 000	x <b>aaa aaaa</b>	bbbb bbbb	0000 0000	Read <b>H</b> (high or low) data <b>o</b> from Program memory at word address <b>a</b> : <b>b</b> .
Load Program Memory Page	0100 <b>H</b> 000	****	хррр рррр	iiii iiii	Write <b>H</b> (high or low) data <b>i</b> to Program Memory page at word address <b>b</b> . Data low byte must be loaded before data high byte is applied within the same address.
Write Program Memory Page	0100 1100	x <b>aaa aaaa</b>	bxxx xxxx	XXXX XXXX	Write Program Memory Page at address <b>a</b> : <b>b</b> .
Read EEPROM Memory	1010 0000	xxxx x <b>aaa</b>	bbbb bbbb	0000 0000	Read data <b>o</b> from EEPROM memory at address <b>a</b> : <b>b</b> .
Write EEPROM Memory	1100 0000	xxxx x <b>aaa</b>	bbbb bbbb	<b>iiii iiii</b>	Write data <b>i</b> to EEPROM memory at address <b>a</b> : <b>b</b> .
Read Lock Bits	0101 1000	0000 0000	XXXX XXXX	xx <b>00 0000</b>	Read Lock bits. "0" = programmed, "1" = unprogrammed. See Table 115 on page 290 for details.
Write Lock Bits	1010 1100	111x xxxx	XXXX XXXX	11 <b>ii iiii</b>	Write Lock bits. Set bits = "0" to program Lock bits. See Table 115 on page 290 for details.
Read Signature Byte	0011 0000	XXXX XXXX	XXXX XX <b>bb</b>	0000 0000	Read Signature Byte <b>o</b> at address <b>b</b> .
Write Fuse Bits	1010 1100	1010 0000	XXXX XXXX	iiii iiii	Set bits = "0" to program, "1" to unprogram. See Table 119 on page 292 for details.
Write Fuse High Bits	1010 1100	1010 1000	XXXX XXXX	iiii iiii	Set bits = "0" to program, "1" to unprogram. See Table 118 on page 292 for details.
Write Extended Fuse Bits	1010 1100	1010 0100	XXXX XXXX	xxxx xx <b>ii</b>	Set bits = "0" to program, "1" to unprogram. See Table 119 on page 292 for details.
Read Fuse Bits	0101 0000	0000 0000	XXXX XXXX	0000 0000	Read Fuse bits. "0" = programmed, "1" = unprogrammed. See Table 119 on page 292 for details.



#### Table 129. SPI Serial Programming Instruction Set (Continued)

		Instructio			
Instruction	Byte 1	Byte 2	Byte 3	Byte 4	Operation
Read Extendend Fuse Bits	0101 0000	0000 1000	XXXX XXXX	0000 0000	Read Extended Fuse bits. "0" = pro-grammed, "1" = unprogrammed. See Table 119 on page 292 for details.
Read Fuse High Bits	0101 1000	0000 1000	XXXX XXXX	0000 0000	Read Fuse high bits. "0" = pro- grammed, "1" = unprogrammed. See Table 118 on page 292 for details.
Read Calibration Byte	0011 1000	00xx xxxx	0000 00 <b>bb</b>	0000 0000	Read Calibration Byte <b>o</b> at address <b>b</b> .

Note:  $\mathbf{a}$  = address high bits,  $\mathbf{b}$  = address low bits,  $\mathbf{H}$  = 0 - Low byte, 1 - High Byte,  $\mathbf{o}$  = data out,  $\mathbf{i}$  = data in, x = don't care

SPI SerialFor characteristics of the SPI module, see "SPI Timing Characteristics" on page 330.ProgrammingCharacteristics



# Programming Via the JTAG Interface requires control of the four JTAG specific pins: TCK, TMS, TDI, and TDO. Control of the reset and clock pins is not required. To be able to use the JTAG interface, the JTAGEN Fuse must be programmed. The device is default shipped with the fuse programmed. In addition, the JTD bit in MCUCSR must be cleared. Alternatively, if the JTD bit is set, the External Reset can be forced low. Then, the JTD bit will be cleared after two chip clocks, and the JTAG pins are available for programming. This provides a means of using the JTAG pins as normal port pins in running mode while still allowing In-System Programming via the JTAG interface. Note that this technique can not be used when using the JTAG pins for Boundary-scan or On-chip Debug. In these cases the JTAG pins must be dedi-

As a definition in this data sheet, the LSB is shifted in and out first of all Shift Registers.

**Programming Specific** The instruction register is 4-bit wide, supporting up to 16 instructions. The JTAG instructions useful for Programming are listed below.

cated for this purpose.

The OPCODE for each instruction is shown behind the instruction name in hex format. The text describes which data register is selected as path between TDI and TDO for each instruction.

The Run-Test/Idle state of the TAP controller is used to generate internal clocks. It can also be used as an idle state between JTAG sequences. The state machine sequence for changing the instruction word is shown in Figure 149.





Figure 149. State Machine Sequence for Changing the Instruction Word

# AVR\_RESET (0xC) The AVR specific public JTAG instruction for setting the AVR device in the Reset mode or taking the device out from the Reset mode. The TAP controller is not reset by this instruction. The one bit Reset Register is selected as Data Register. Note that the reset will be active as long as there is a logic 'one' in the Reset Chain. The output from this chain is not latched.

The active states are:

Shift-DR: The Reset Register is shifted by the TCK input.



**PROG\_ENABLE (0x4)** The AVR specific public JTAG instruction for enabling programming via the JTAG port. The 16bit Programming Enable Register is selected as data register. The active states are the following:

- Shift-DR: the Programming enable signature is shifted into the data register.
- Update-DR: The programming enable signature is compared to the correct value, and programming mode is entered if the signature is valid.
- PROG\_COMMANDSThe AVR specific public JTAG instruction for entering programming commands via the JTAG(0x5)port. The 15-bit Programming Command Register is selected as data register. The active states are the following:
  - Capture-DR: The result of the previous command is loaded into the data register.
  - Shift-DR: The data register is shifted by the TCK input, shifting out the result of the previous command and shifting in the new command.
  - Update-DR: The programming command is applied to the Flash inputs
  - Run-Test/Idle: One clock cycle is generated, executing the applied command (not always required, see Table 130 on page 316).

PROG\_PAGELOADThe AVR specific public JTAG instruction to directly load the Flash data page via the JTAG port.(0x6)The 1024-bit Virtual Flash Page Load Register is selected as data register. This is a virtual scan<br/>chain with length equal to the number of bits in one Flash page. Internally the Shift Register is 8-<br/>bit. Unlike most JTAG instructions, the Update-DR state is not used to transfer data from the<br/>Shift Register. The data are automatically transferred to the Flash page buffer byte-by-byte in<br/>the Shift-DR state by an internal state machine. This is the only active state:

- Shift-DR: Flash page data are shifted in from TDI by the TCK input, and automatically loaded into the Flash page one byte at a time.
- Note: The JTAG instruction PROG\_PAGELOAD can only be used if the AVR device is the first device in JTAG scan chain. If the AVR cannot be the first device in the scan chain, the byte-wise programming algorithm must be used.

PROG\_PAGEREADThe AVR specific public JTAG instruction to read one full Flash data page via the JTAG port.(0x7)The 1032-bit Virtual Flash Page Read Register is selected as data register. This is a virtual scan<br/>chain with length equal to the number of bits in one Flash page plus eight. Internally the Shift<br/>Register is 8-bit. Unlike most JTAG instructions, the Capture-DR state is not used to transfer<br/>data to the Shift Register. The data are automatically transferred from the Flash page buffer<br/>byte-by-byte in the Shift-DR state by an internal state machine. This is the only active state:

- Shift-DR: Flash data are automatically read one byte at a time and shifted out on TDO by the TCK input. The TDI input is ignored.
- Note: The JTAG instruction PROG\_PAGEREAD can only be used if the AVR device is the first device in JTAG scan chain. If the AVR cannot be the first device in the scan chain, the byte-wise programming algorithm must be used.



Data Registers	<ul> <li>The data registers are selected by the JTAG instruction registers described in section "Programming Specific JTAG Instructions" on page 311. The data registers relevant for programming operations are:</li> <li>Reset Register</li> <li>Programming Enable Register</li> <li>Programming Command Register</li> <li>Virtual Flash Page Load Register</li> <li>Virtual Flash Page Read Register</li> </ul>
Reset Register	The Reset Register is a Test Data Register used to reset the part during programming. It is required to reset the part before entering programming mode. A high value in the Reset Register corresponds to pulling the External Reset low. The part is reset as long as there is a high value present in the Reset Register. Depending on the Fuse settings for the clock options, the part will remain reset for a Reset Time-out Period (refer to "Clock")
	Sources" on page 38) after releasing the Reset Register. The output from this data register is not latched, so the reset will take place immediately, as shown in Figure 126 on page 256.

Programming Enable<br/>RegisterThe Programming Enable Register is a 16-bit register. The contents of this register is compared<br/>to the programming enable signature, binary code 1010\_0011\_0111\_0000. When the contents<br/>of the register is equal to the programming enable signature, programming via the JTAG port is<br/>enabled. The register is reset to 0 on Power-on Reset, and should always be reset when leaving<br/>Programming mode.







#### Programming Command Register

The Programming Command Register is a 15-bit register. This register is used to serially shift in programming commands, and to serially shift out the result of the previous command, if any. The JTAG Programming Instruction Set is shown in Table 130. The state sequence when shifting in the programming commands is illustrated in Figure 152.







#### Table 130. JTAG Programming Instruction Set

a = address high bits, b = address low bits, H = 0 - Low byte, 1 - High Byte, o = data out, i = data in, x = don't care

Instruction	TDI sequence	TDO sequence	Notes
1a. Chip Erase	0100011_1000000 0110001_1000000 0110011_1000000 0110011_10000000	XXXXXXX_XXXXXX XXXXXXX_XXXXXXX XXXXXXX_XXXXXX	
1b. Poll for Chip Erase Complete	0110011_10000000	xxxxx <b>o</b> x_xxxxxxx	(2)
2a. Enter Flash Write	0100011_00010000	xxxxxxx_xxxxxxx	
2b. Load Address High Byte	0000111 <b>_aaaaaaaa</b>	xxxxxxx_xxxxxxx	(9)
2c. Load Address Low Byte	0000011_ <b>bbbbbbb</b>	xxxxxxx_xxxxxxx	
2d. Load Data Low Byte	0010011_iiiiiiiii	xxxxxxx_xxxxxxx	
2e. Load Data High Byte	0010111_iiiiiiiii	xxxxxxx_xxxxxxx	
2f. Latch Data	0110111_00000000 1110111_00000000 0110111_00000000	XXXXXXX_XXXXXXX XXXXXXX_XXXXXXX XXXXXXX_XXXXXX	(1)
2g. Write Flash Page	0110111_0000000 0110101_0000000 0110111_00000000	XXXXXXX_XXXXXXX XXXXXXX_XXXXXXX XXXXXXX_XXXXXX	(1)
2h. Poll for Page Write Complete	0110111_00000000	xxxxx <b>o</b> x_xxxxxxxx	(2)
3a. Enter Flash Read	0100011_00000010	xxxxxxx_xxxxxxx	
3b. Load Address High Byte	0000111 <b>_aaaaaaaa</b>	xxxxxxx_xxxxxxx	(9)
3c. Load Address Low Byte	0000011_ <b>bbbbbbb</b>	xxxxxxx_xxxxxxx	
3d. Read Data Low and High Byte	0110010_0000000 0110110_00000000 0110111_00000000	xxxxxxx_xxxxxx xxxxxxx_00000000 xxxxxxx_00000000	low byte high byte
4a. Enter EEPROM Write	0100011_00010001	XXXXXXX_XXXXXXXX	
4b. Load Address High Byte	0000111_ <b>aaaaaaaa</b>	xxxxxxx_xxxxxxx	(9)
4c. Load Address Low Byte	0000011_ <b>bbbbbbb</b>	xxxxxxx_xxxxxxx	
4d. Load Data Byte	0010011_iiiiiiiii	xxxxxxx_xxxxxxx	
4e. Latch Data	0110111_00000000 1110111_00000000 0110111_00000000	XXXXXXX_XXXXXXX XXXXXXX_XXXXXXX XXXXXXX_XXXXXX	(1)
4f. Write EEPROM Page	0110011_0000000 0110001_0000000 0110011_00000000	XXXXXXX_XXXXXX XXXXXX_XXXXXXX XXXXXX_XXXXXX	(1)
4g. Poll for Page Write Complete	0110011_00000000	xxxxx <b>o</b> x_xxxxxxx	(2)
5a. Enter EEPROM Read	0100011_00000011	XXXXXXX_XXXXXXX	
5b. Load Address High Byte	0000111_ <b>aaaaaaaa</b>	XXXXXXX_XXXXXXX	(9)
5c. Load Address Low Byte	0000011_ <b>bbbbbbb</b> b	xxxxxxx_xxxxxxx	



Table 130. JTAG Programming Instruction Set (Continued)

a = address high bits, b = address low bits, H = 0 - Low byte, 1 - High Byte, o = data out, i = data in, x = don't care

Instruction	TDI sequence	TDO sequence	Notes
5d. Read Data Byte	0110011_ <b>bbbbbbb</b> 0110010_00000000	XXXXXXX_XXXXXXX XXXXXXX_XXXXXXX	
Co. Frater Fuce Write	0110011_00000000	XXXXXXX_00000000	
6a. Enter Fuse Write	0100011_01000000	XXXXXXX_XXXXXXX	
6b. Load Data Low Byte <sup>(6)</sup>	0010011_iiiiiiiii	XXXXXXX_XXXXXXX	(3)
6c. Write Fuse Extended Byte	0111011_00000000	XXXXXXX_XXXXXXX	(1)
	0111001_0000000 0111011_00000000	xxxxxxx_xxxxxxx xxxxxxx_xxxxxxxx	
	0111011_00000000	xxxxxxx_xxxxxxx	
6d. Poll for Fuse Write Complete	0111011_00000000	xxxxx <b>o</b> x_xxxxxxx	(2)
6e. Load Data Low Byte <sup>(7)</sup>	0010011_iiiiiiiii	xxxxxxx_xxxxxx	(3)
6f. Write Fuse High Byte	0110111_00000000	xxxxxxx_xxxxxx	(1)
	0110101_00000000	XXXXXXX_XXXXXXX	
	0110111_00000000	XXXXXXX_XXXXXXX	
	0110111_00000000	XXXXXXX_XXXXXXX	
6g. Poll for Fuse Write Complete	0110111_00000000	XXXXX <b>O</b> X_XXXXXXX	(2)
6h. Load Data Low Byte <sup>(8)</sup>	0010011_iiiiiiiiii	XXXXXXX_XXXXXXX	(3)
6i. Write Fuse Low byte	0110011_00000000	xxxxxxx_xxxxxxx	(1)
	0110001_0000000	XXXXXXX_XXXXXXX	
	0110011_00000000	XXXXXXX_XXXXXXXX	
	0110011_00000000	XXXXXXX_XXXXXXX	(2)
6j. Poll for Fuse Write Complete	0110011_00000000	XXXXX <b>O</b> X_XXXXXXXX	(2)
7a. Enter Lock Bit Write	0100011_00100000	XXXXXXX_XXXXXXX	
7b. Load Data Byte <sup>(9)</sup>	0010011_11 <b>iiiii</b>	XXXXXXX_XXXXXXX	(4)
7c. Write Lock Bits	0110011_00000000	XXXXXXX_XXXXXXXX	(1)
	0110001_0000000	XXXXXXX_XXXXXXXX	
	0110011_00000000	XXXXXXX_XXXXXXXX	
	0110011_00000000	XXXXXXX_XXXXXXX	(0)
7d. Poll for Lock Bit Write Complete	0110011_00000000	XXXXX <b>O</b> X_XXXXXXXX	(2)
8a. Enter Fuse/Lock Bit Read	0100011_00000100	XXXXXXX_XXXXXXX	
8b. Read Fuse Extended Byte <sup>(6)</sup>	0111010_0000000 0111111_00000000	XXXXXXX_XXXXXXX	
		XXXXXXXX_00000000	
8c. Read Fuse High Byte <sup>(7)</sup>	0111110_00000000 0111111_00000000	xxxxxxx_xxxxxxx xxxxxxx_00000000	
8d. Read Fuse Low Byte <sup>(8)</sup>	0110010_00000000		
ou. Neau ruse Low Dyle"	0110010_00000000	xxxxxxx_xxxxxxx xxxxxxx_00000000	
8e. Read Lock Bits <sup>(9)</sup>	0110110_00000000		(5)
	0110111_00000000	xxxxxxx_xx <b>000000</b>	(~)



Table 130. JTAG Programming Instruction Set (Continued)

a = address high bits, b = address low bits, H = 0 - Low byte, 1 - High Byte, o = data out, i = data in, x = don't care

Instruction	TDI sequence	TDO sequence	Notes
8f. Read Fuses and Lock Bits	0111010_00000000	XXXXXXXX_XXXXXXXX	(5)
	0111110_00000000	xxxxxxx_00000000	Fuse Ext. byte
	0110010_0000000	xxxxxxx_00000000	Fuse High byte
	0110110_0000000	xxxxxxx_00000000	Fuse Low byte
	0110111_00000000	xxxxxxx_00000000	Lock bits
9a. Enter Signature Byte Read	0100011_00001000	XXXXXXX_XXXXXXX	
9b. Load Address Byte	0000011_ <b>bbbbbbb</b>	xxxxxxx_xxxxxxx	
9c. Read Signature Byte	0110010_0000000	XXXXXXX_XXXXXXXX	
	0110011_00000000	xxxxxxx_00000000	
10a. Enter Calibration Byte Read	0100011_00001000	XXXXXXX_XXXXXXXX	
10b. Load Address Byte	0000011_ <b>bbbbbbb</b>	xxxxxxx_xxxxxxx	
10c. Read Calibration Byte	0110110_0000000	xxxxxxx_xxxxxxx	
	0110111_00000000	xxxxxxx_00000000	

Notes: 1. This command sequence is not required if the seven MSB are correctly set by the previous command sequence (which is normally the case).

- 2. Repeat until **o** = "1".
- 3. Set bits to "0" to program the corresponding fuse, "1" to unprogram the fuse.
- 4. Set bits to "0" to program the corresponding Lock bit, "1" to leave the Lock bit unchanged.
- 5. "0" = programmed, "1" = unprogrammed.
- 6. The bit mapping for Fuses Extended byte is listed in Table 117 on page 291.
- 7. The bit mapping for Fuses High byte is listed in Table 118 on page 292.
- 8. The bit mapping for Fuses Low byte is listed in Table 119 on page 292.
- 9. The bit mapping for Lock bits byte is listed in Table 115 on page 290.

10. Address bits exceeding PCMSB and EEAMSB (Table 123 and Table 124) are don't care.





Figure 152. State Machine Sequence for Changing/Reading the Data Word



#### Virtual Flash Page Load Register

The Virtual Flash Page Load Register is a virtual scan chain with length equal to the number of bits in one Flash page. Internally the Shift Register is 8-bit, and the data are automatically transferred to the Flash page buffer byte-by-byte. Shift in all instruction words in the page, starting with the LSB of the first instruction in the page and ending with the MSB of the last instruction in the page. This provides an efficient way to load the entire Flash page buffer before executing Page Write.





#### Virtual Flash Page Read Register

The Virtual Flash Page Read Register is a virtual scan chain with length equal to the number of bits in one Flash page plus eight. Internally the Shift Register is 8-bit, and the data are automatically transferred from the Flash data page byte-by-byte. The first eight cycles are used to transfer the first byte to the internal Shift Register, and the bits that are shifted out during these eight cycles should be ignored. Following this initialization, data are shifted out starting with the LSB of the first instruction in the page and ending with the MSB of the last instruction in the page. This provides an efficient way to read one full Flash page to verify programming.







- Leaving Programming 1. Enter JTAG instruction PROG\_COMMANDS.
  - 2. Disable all programming instructions by using no operation instruction 11a.
  - Enter instruction PROG\_ENABLE and shift 0000\_0000\_0000\_0000 in the Programming 3. Enable Register.
  - Enter JTAG instruction AVR\_RESET and shift 0 in the Reset Register. 4.

Performing Chip Erase

Programming

Algorithm

Mode

Mode

- Enter JTAG instruction PROG\_COMMANDS. 1.
  - Start chip erase using programming instruction 1a. 2.
  - Poll for chip erase complete using programming instruction 1b, or wait for t<sub>WLRH CE</sub> (refer 3. to Table 1 on page 304).



#### Programming the Flash

Before programming the Flash, a Chip Erase must be performed. See "Performing Chip Erase" on page 321.

- 1. Enter JTAG instruction PROG\_COMMANDS.
- 2. Enable Flash write using programming instruction 2a.
- 3. Load address high byte using programming instruction 2b.
- 4. Load address low byte using programming instruction 2c.
- 5. Load data using programming instructions 2d, 2e and 2f.
- 6. Repeat steps 4 and 5 for all instruction words in the page.
- 7. Write the page using programming instruction 2g.
- Poll for Flash write complete using programming instruction 2h, or wait for t<sub>WLRH\_FLASH</sub> (refer to Table 1 on page 304).
- 9. Repeat steps 3 to 7 until all data have been programmed.

A more efficient data transfer can be achieved using the PROG\_PAGELOAD instruction:

- 1. Enter JTAG instruction PROG\_COMMANDS.
- 2. Enable Flash write using programming instruction 2a.
- 3. Load the page address using programming instructions 2b and 2c. PCWORD (refer to Table 123 on page 296) is used to address within one page and must be written as 0.
- 4. Enter JTAG instruction PROG\_PAGELOAD.
- Load the entire page by shifting in all instruction words in the page, starting with the LSB of the first instruction in the page and ending with the MSB of the last instruction in the page.
- 6. Enter JTAG instruction PROG\_COMMANDS.
- 7. Write the page using programming instruction 2g.
- Poll for Flash write complete using programming instruction 2h, or wait for t<sub>WLRH\_FLASH</sub> (refer to Table 1 on page 304).
- 9. Repeat steps 3 to 8 until all data have been programmed.



#### **Reading the Flash**

- 1. Enter JTAG instruction PROG\_COMMANDS.
- 2. Enable Flash read using programming instruction 3a.
- 3. Load address using programming instructions 3b and 3c.
- 4. Read data using programming instruction 3d.
- 5. Repeat steps 3 and 4 until all data have been read.

A more efficient data transfer can be achieved using the PROG\_PAGEREAD instruction:

- 1. Enter JTAG instruction PROG\_COMMANDS.
- 2. Enable Flash read using programming instruction 3a.
- 3. Load the page address using programming instructions 3b and 3c. PCWORD (refer to Table 123 on page 296) is used to address within one page and must be written as 0.
- 4. Enter JTAG instruction PROG\_PAGEREAD.
- 5. Read the entire page by shifting out all instruction words in the page, starting with the LSB of the first instruction in the page and ending with the MSB of the last instruction in the page. Remember that the first eight bits shifted out should be ignored.
- 6. Enter JTAG instruction PROG\_COMMANDS.
- 7. Repeat steps 3 to 6 until all data have been read.

# Programming the<br/>EEPROMBefore programming the EEPROM, a Chip Erase must be performed. See "Performing Chip<br/>Erase" on page 321.

- 1. Enter JTAG instruction PROG\_COMMANDS.
- 2. Enable EEPROM write using programming instruction 4a.
- 3. Load address high byte using programming instruction 4b.
- 4. Load address low byte using programming instruction 4c.
- 5. Load data using programming instructions 4d and 4e.
- 6. Repeat steps 4 and 5 for all data bytes in the page.
- 7. Write the data using programming instruction 4f.
- Poll for EEPROM write complete using programming instruction 4g, or wait for t<sub>WLRH</sub> (refer to Table 1 on page 304).
- 9. Repeat steps 3 to 8 until all data have been programmed.

Note that the PROG\_PAGELOAD instruction can not be used when programming the EEPROM.

**Reading the EEPROM** 

- **EEPROM** 1. Enter JTAG instruction PROG\_COMMANDS.
  - 2. Enable EEPROM read using programming instruction 5a.
  - 3. Load address using programming instructions 5b and 5c.
  - 4. Read data using programming instruction 5d.
  - 5. Repeat steps 3 and 4 until all data have been read.

Note that the PROG\_PAGEREAD instruction can not be used when reading the EEPROM



Programming the Fuses	1.	Enter JTAG instruction PROG_COMMANDS.
	2.	Enable Fuse write using programming instruction 6a.
	3.	Load data Low byte using programming instructions 6b. A bit value of "0" will program the corresponding fuse, a "1" will unprogram the fuse.
	4.	Write Fuse Extended byte using programming instruction 6c.
	5.	Poll for Fuse write complete using programming instruction 6d, or wait for $t_{WLRH}$ (refer to Table 1 on page 304).
	6.	Load data Low byte using programming instructions 6e. A bit value of "0" will program the corresponding fuse, a "1" will unprogram the fuse.
	7.	Write Fuse High byte using programming instruction 6f.
	8.	Poll for Fuse write complete using programming instruction 6g, or wait for $t_{WLRH}$ (refer to Table 1 on page 304).
	9.	Load data low byte using programming instructions 6h. A "0" will program the fuse, a "1" will unprogram the fuse.
	10.	Write Fuse low byte using programming instruction 6i.
	11.	Poll for Fuse write complete using programming instruction 6j, or wait for $t_{WLRH}$ (refer to Table 1 on page 304).
Programming the Lock Bits	1.	Enter JTAG instruction PROG_COMMANDS.
	2.	Enable Lock bit write using programming instruction 7a.
	3.	Load data using programming instructions 7b. A bit value of "0" will program the corre- sponding Lock bit, a "1" will leave the Lock bit unchanged.
	4.	Write Lock bits using programming instruction 7c.
	5.	Poll for Lock bit write complete using programming instruction 7d, or wait for $t_{WLRH}$ (refer to Table 1 on page 304).
Reading the Fuses and Lock Bits	1	Enter JTAG instruction PROG_COMMANDS.
		Enable Fuse/Lock bit read using programming instruction 8a.
		To read all Fuses and Lock bits, use programming instruction 8f. To only read Fuse Extended byte, use programming instruction 8b.
		To only read Fuse High byte, use programming instruction 8c.
		To only read Fuse Low byte, use programming instruction 8d. To only read Lock bits, use programming instruction 8e.
Reading the Signature Bytes	1.	Enter JTAG instruction PROG_COMMANDS.
	2.	Enable Signature byte read using programming instruction 9a.
	3.	Load address 0x00 using programming instruction 9b.
	4.	
	5.	Repeat steps 3 and 4 with address 0x01 and address 0x02 to read the second and third signature bytes, respectively.
Reading the Calibration Byte	1.	Enter JTAG instruction PROG_COMMANDS.
	2.	Enable Calibration byte read using programming instruction 10a.
	3.	Load address 0x00 using programming instruction 10b.
	4.	
## **Electrical Characteristics**

## **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on any Pin except RESET with respect to Ground0.5V to V <sub>CC</sub> +0.5V
Voltage on $\overrightarrow{\text{RESET}}$ with respect to Ground0.5V to +13.0V
Maximum Operating Voltage 6.0V
DC Current per I/O Pin 40.0 mA
DC Current $V_{CC}$ and GND Pins 200.0 - 400.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **DC Characteristics**

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>IL</sub>	Input Low Voltage except XTAL1 and RESET pins	V <sub>CC</sub> = 2.7V - 5.5V	-0.5		0.2 V <sub>CC</sub> <sup>(1)</sup>	
V <sub>IH</sub>	Input High Voltage except XTAL1 and RESET pins	V <sub>CC</sub> = 2.7V - 5.5V	0.6 V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	
V <sub>IL1</sub>	Input Low Voltage XTAL1 pin	V <sub>CC</sub> = 2.7V - 5.5V	-0.5		0.1 V <sub>CC</sub> <sup>(1)</sup>	
V <sub>IH1</sub>	Input High Voltage XTAL1 pin	V <sub>CC</sub> = 2.7V - 5.5V	0.7 V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	V
V <sub>IL2</sub>	Input Low Voltage RESET pin	V <sub>CC</sub> = 2.7V - 5.5V	-0.5		0.2 V <sub>CC</sub> <sup>(1)</sup>	
V <sub>IH2</sub>	Input High Voltage RESET pin	V <sub>CC</sub> = 2.7V - 5.5V	0.85 V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	
V <sub>OL</sub>	Output Low Voltage <sup>(3)</sup> (Ports A,B,C,D, E, F, G)	$I_{OL} = 20 \text{ mA}, V_{CC} = 5V$ $I_{OL} = 10 \text{ mA}, V_{CC} = 3V$			0.7 0.5	V V
V <sub>OH</sub>	Output High Voltage <sup>(4)</sup> (Ports A,B,C,D, E, F, G))	$I_{OH}$ = -20 mA, $V_{CC}$ = 5V $I_{OH}$ = -10 mA, $V_{CC}$ = 3V	4.2 2.2			V V
I <sub>IL</sub>	Input Leakage Current I/O Pin	Vcc = 5.5V, pin low (absolute value)			1.0	μA
I <sub>IH</sub>	Input Leakage Current I/O Pin	Vcc = 5.5V, pin high (absolute value)			1.0	μA
R <sub>RST</sub>	Reset Pull-up Resistor		30		60	
R <sub>PEN</sub>	PEN Pull-up Resistor		30		60	kΩ
R <sub>PU</sub>	I/O Pin Pull-up Resistor		20		50	



## **DC Characteristics**

$T_A = -40^{\circ}C$ to $85^{\circ}C$ , $V_{CC} = 2.7V$ to $5.5V$	(unless otherwise noted)	(Continued)
$T_A = 1000000, T_{CC} = 2.17000000$		(Continuou)

Symbol	Parameter	Condition	Min	Тур	Max	Units
I <sub>CC</sub>		Active 4 MHz, V <sub>CC</sub> = 3V (ATmega64L)		4.1	5	
	Dawar Surah, Current	Active 8 MHz, V <sub>CC</sub> = 5V (ATmega64)		15.5	20	- mA
	Power Supply Current	Idle 4 MHz, V <sub>CC</sub> = 3V (ATmega64L)		2	2	mA
		Idle 8 MHz, V <sub>CC</sub> = 5V (ATmega64)		8	12	
		WDT enabled, $V_{CC} = 3V$		< 10	20	
	Power-down mode <sup>(5)</sup>	WDT disabled, $V_{CC} = 3V$		< 4	10	μA
V <sub>ACIO</sub>	Analog Comparator Input Offset Voltage	$V_{CC} = 5V$ $V_{in} = V_{CC}/2$	-40		40	mV
I <sub>ACLK</sub>	Analog Comparator Input Leakage Current	$V_{CC} = 5V$ $V_{in} = V_{CC}/2$	-50		50	nA
t <sub>ACPD</sub>	Analog Comparator Propagation Delay	V <sub>CC</sub> = 2.7V V <sub>CC</sub> = 4.0V		750 500		ns

Notes: 1. "Max" means the highest value where the pin is guaranteed to be read as low

2. "Min" means the lowest value where the pin is guaranteed to be read as high

Although each I/O port can sink more than the test conditions (20 mA at V<sub>CC</sub> = 5V, 10 mA at V<sub>CC</sub> = 3V) under steady state conditions (non-transient), the following must be observed:

TQFP and QFN/MLF Package:

1] The sum of all IOL, for all ports, should not exceed 400 mA.

2] The sum of all IOL, for ports A0 - A7, G2, C3 - C7 should not exceed 100 mA.

3] The sum of all IOL, for ports C0 - C2, G0 - G1, D0 - D7, XTAL2 should not exceed 100 mA.

4] The sum of all IOL, for ports B0 - B7, G3 - G4, E0 - E7 should not exceed 100 mA.

5] The sum of all IOL, for ports F0 - F7, should not exceed 100 mA.

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test condition.

Although each I/O port can source more than the test conditions (20 mA at Vcc = 5V, 10 mA at Vcc = 3V) under steady state conditions (non-transient), the following must be observed:

TQFP and QFN/MLF Package:

1] The sum of all IOH, for all ports, should not exceed 400 mA.

2] The sum of all IOH, for ports A0 - A7, G2, C3 - C7 should not exceed 100 mA.

3] The sum of all IOH, for ports C0 - C2, G0 - G1, D0 - D7, XTAL2 should not exceed 100 mA.

4] The sum of all IOH, for ports B0 - B7, G3 - G4, E0 - E7 should not exceed 100 mA.

5] The sum of all IOH, for ports F0 - F7, should not exceed 100 mA.

If IOH exceeds the test condition, VOH may exceed the related specification. Pins are not guaranteed to source current greater than the listed test condition.

5. Minimum  $V_{CC}$  for Power-down is 2.5V.



## External Clock Drive Waveforms

Figure 155. External Clock Drive Waveforms



# External Clock Drive

Table 131. External Clock Drive<sup>(1)</sup>

		V <sub>CC</sub> = 2.7V to 5.5V		V <sub>CC</sub> = 4.5V to 5.5V		
Symbol	Parameter	Min	Max	Min	Max	Units
1/t <sub>CLCL</sub>	Oscillator Frequency	0	8	0	16	MHz
t <sub>CLCL</sub>	Clock Period	125		62.5		
t <sub>CHCX</sub>	High Time	50		25		ns
t <sub>CLCX</sub>	Low Time	50		25		
t <sub>CLCH</sub>	Rise Time		1.6		0.5	
t <sub>CHCL</sub>	Fall Time		1.6		0.5	μs
$\Delta t_{CLCL}$	Change in period from one clock cycle to the next		2		2	%

Note: 1. Refer to "External Clock" on page 44 for details.

#### Table 132. External RC Oscillator, Typical Frequencies

<b>R [k</b> Ω <b>]</b> <sup>(1)</sup>	C [pF]	<b>f</b> <sup>(2)</sup>
31.5	20	650 kHz
6.5	20	2.0 MHz

Notes: 1. R should be in the range  $3 k\Omega - 100 k\Omega$ , and C should be at least 20 pF. The C values given in the table includes pin capacitance. This will vary with package type.

2. The frequency will vary with package type and board layout.



## **Two-wire Serial Interface Characteristics**

Table 133 describes the requirements for devices connected to the Two-wire Serial Bus. The ATmega64 Two-wire Serial Interface meets or exceeds these requirements under the noted conditions.

Timing symbols refer to Figure 156.

Table 133.	Two-wire Se	erial Bus Requirements	
------------	-------------	------------------------	--

Symbol	Parameter	Condition	Min	Max	Units
V <sub>IL</sub>	Input Low-voltage		-0.5	0.3 V <sub>CC</sub>	
V <sub>IH</sub>	Input High-voltage		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
V <sub>hys</sub> <sup>(1)</sup>	Hysteresis of Schmitt Trigger Inputs		0.05 V <sub>CC</sub> <sup>(2)</sup>	_	V
V <sub>OL</sub> <sup>(1)</sup>	Output Low-voltage	3 mA sink current	0	0.4	
t <sub>r</sub> <sup>(1)</sup>	Rise Time for both SDA and SCL		$20 + 0.1C_{b}^{(3)(2)}$	300	
t <sub>of</sub> <sup>(1)</sup>	Output Fall Time from $V_{IHmin}$ to $V_{ILmax}$	10 pF < C <sub>b</sub> < 400 pF <sup>(3)</sup>	$20 + 0.1C_{b}^{(3)(2)}$	250	ns
t <sub>SP</sub> <sup>(1)</sup>	Spikes Suppressed by Input Filter		0	50 <sup>(2)</sup>	
l <sub>i</sub>	Input Current each I/O Pin	$0.1 V_{CC} < V_i < 0.9 V_{CC}$	-10	10	μA
C <sub>i</sub> <sup>(1)</sup>	Capacitance for each I/O Pin		_	10	pF
f <sub>SCL</sub>	SCL Clock Frequency	$f_{CK}^{(4)} > max(16f_{SCL}, 250 \text{ kHz})^{(5)}$	0	400	kHz
_		$f_{SCL} \le 100 \text{ kHz}$	$\frac{V_{CC} - 0.4 \text{V}}{3 \text{ mA}}$	$\frac{1000 \text{ ns}}{C_b}$	
Rp	p Value of Pull-up resistor	f <sub>SCL</sub> > 100 kHz	$\frac{V_{CC} - 0.4 \text{V}}{3 \text{ mA}}$	$\frac{300 \text{ ns}}{C_b}$	Ω
		$f_{SCL} \le 100 \text{ kHz}$	4.0	_	
t <sub>HD;STA</sub>	Hold Time (repeated) START Condition	f <sub>SCL</sub> > 100 kHz	0.6	_	
		$f_{SCL} \le 100 \text{ kHz}^{(5)}$	4.7	_	_
t <sub>LOW</sub>	Low Period of the SCL Clock	f <sub>SCL</sub> > 100 kHz	1.3	_	
		f <sub>SCL</sub> ≤ 100 kHz	4.0	_	
t <sub>HIGH</sub>	High period of the SCL clock	f <sub>SCL</sub> > 100 kHz	0.6	_	μs
		f <sub>SCL</sub> ≤ 100 kHz	4.7	_	
t <sub>SU;STA</sub>	Set-up time for a repeated START condition	f <sub>SCL</sub> > 100 kHz	0.6	_	
		f <sub>SCL</sub> ≤ 100 kHz	0	3.45	
t <sub>HD;DAT</sub>	Data hold time	f <sub>SCL</sub> > 100 kHz	0	0.9	
		$f_{SCL} \le 100 \text{ kHz}$	250	_	
t <sub>SU;DAT</sub>	Data setup time	f <sub>SCL</sub> > 100 kHz	100	_	ns
		$f_{SCL} \le 100 \text{ kHz}$	4.0	_	
t <sub>SU;STO</sub>	Setup time for STOP condition	f <sub>SCL</sub> > 100 kHz	0.6	_	116
t <sub>BUF</sub>	Bus free time between a STOP and START condition	f <sub>SCL</sub> ≤ 100 kHz	4.7	_	_ µs

Notes: 1. In ATmega64, this parameter is characterized and not 100% tested.

2. Required only for  $f_{SCL} > 100$  kHz. 3.  $C_b$  = capacitance of one bus line in pF. 4.  $f_{CK}$  = CPU clock frequency



 This requirement applies to all ATmega64 Two-wire Serial Interface operation. Other devices connected to the Two-wire Serial Bus need only obey the general f<sub>SCL</sub> requirement.

Figure 156. Two-wire Serial Bus Timing





## SPI Timing Characteristics

See Figure 157 on page 330 and Figure 158 on page 331 for details.

Table 134.	SPI	Timing	Parameters
------------	-----	--------	------------

	Description	Mode	Min	Тур	Max	
1	SCK period	Master		See Table 72		
2	SCK high/low	Master		50% duty cycle		
3	Rise/Fall time	Master		3.6		
4	Setup	Master		10		
5	Hold	Master		10		
6	Out to SCK	Master		0.5 ∙ t <sub>sck</sub>		ns
7	SCK to out	Master		10		
8	SCK to out high	Master		10		
9	SS low to out	Slave		15		
10	SCK period	Slave	4 ∙ t <sub>ck</sub>			
11	SCK high/low <sup>(1)</sup>	Slave	2 • t <sub>ck</sub>			
12	Rise/Fall time	Slave			1.6	μs
13	Setup	Slave	10			
14	Hold	Slave	t <sub>ck</sub>			
15	SCK to out	Slave		15		<b>n</b> 0
16	SCK to SS high	Slave	20			ns ns
17	SS high to tri-state	Slave		10		
18	SS low to SCK	Slave	20			

Note: 1. In SPI Programming mode the minimum SCK high/low period is:

- 2  $t_{CLCL}$  for  $f_{CK}$  <12 MHz

- 3  $t_{CLCL}$  for  $f_{CK}$  >12 MHz

Figure 157. SPI Interface Timing Requirements (Master Mode)







Figure 158. SPI Interface Timing Requirements (Slave Mode)



## **ADC Characteristics**

Symbol	Parameter	Condition	Min	Тур	Мах	Units
	Resolution	Single Ended Conversion			10	Bits
		Single Ended Conversion $V_{REF} = 4V$ , $V_{CC} = 4V$ ADC clock = 200 kHz		1.5		
		Single Ended Conversion $V_{REF} = 4V, V_{CC} = 4V$ ADC clock = 1 MHz		3		-
	Absolute Accuracy (Including INL, DNL, Quantization Error, Gain and Offset Error)	Single Ended Conversion $V_{REF} = 4V, V_{CC} = 4V$ ADC clock = 200 kHz Noise Reduction mode		1.5		-
		Single Ended Conversion $V_{REF} = 4V, V_{CC} = 4V$ ADC clock = 1 MHz Noise Reduction mode		3		LSB
	Integral Non-Linearity (INL)	Single Ended Conversion $V_{REF} = 4V, V_{CC} = 4V$ ADC clock = 200 kHz		0.75		-
	Differential Non-Linearity (DNL)	Single Ended Conversion $V_{REF} = 4V, V_{CC} = 4V$ ADC clock = 200 kHz		0.25		-
	Gain Error	Single Ended Conversion $V_{REF} = 4V, V_{CC} = 4V$ ADC clock = 200 kHz		0.75		
	Offset error	Single Ended Conversion $V_{REF} = 4V, V_{CC} = 4V$ ADC clock = 200 kHz		0.75		
	Clock Frequency		50		1000	kHz
	Conversion Time		13		260	μs
AVCC	Analog Supply Voltage		V <sub>CC</sub> -0.3 <sup>(1)</sup>		V <sub>CC</sub> + 0.3 <sup>(2)</sup>	
$V_{REF}$	Reference Voltage		2.0		AVCC	V
V <sub>IN</sub>	Input Voltage		GND		V <sub>REF</sub>	
	ADC Conversion Output		0		1023	LSB
	Input Bandwidth			38.5		kHz
V <sub>INT</sub>	Internal Voltage Reference		2.4	2.56	2.8	V
$R_{REF}$	Reference Input Resistance			32		kΩ
R <sub>AIN</sub>	Analog Input Resistance				100	MΩ

Table 135. ADC Characteristics, Single Ended Channels, -40°C – 85°C

Notes: 1. Minimum for AVCC is 2.7V.

2. Maximum for AVCC is 5.5V.



	Table 136.	ADC Characteristics,	Differential	Channels.	40°C −	85°C
--	------------	----------------------	--------------	-----------	--------	------

Symbol	Parameter	Condition	Min	Тур	Max	Units
		Gain = 1x			10	
	Resolution	Gain = 10x			10	Bits
		Gain = 200x			10	
				16		
	Absolute Accuracy			16		
				8		
		$\begin{array}{l} \mbox{Gain} = 1x \\ \mbox{V}_{\rm REF} = 4V, \mbox{V}_{\rm CC} = 5V \\ \mbox{ADC clock} = 50 - 200 \mbox{ kHz} \end{array}$		0.75		LSB
	Integral Non-Linearity (INL) (Accuracy after Calibration for Offset and Gain Error)	$      Gain = 10x \\ V_{REF} = 4V, V_{CC} = 5V \\ ADC clock = 50 - 200 \text{ kHz} $		0.75		
				2.5		
		Gain = 1x		1.6		
	Gain Error	Gain = 10x		1.6		%
		Gain = 200x		0.3		
				1.5		
	Offset Error	$      Gain = 10x \\ V_{REF} = 4V, V_{CC} = 5V \\ ADC clock = 50 - 200 \text{ kHz} $		1		LSB
		$      Gain = 200x \\ V_{REF} = 4V, V_{CC} = 5V \\ ADC clock = 50 - 200 \text{ kHz} $		6		
	Clock Frequency		50		1000	kHz
	Conversion Time		13		260	μs
AVCC	Analog Supply Voltage		V <sub>CC</sub> -0.3 <sup>(1)</sup>		V <sub>CC</sub> + 0.3 <sup>(2)</sup>	
$V_{REF}$	Reference Voltage		2.0		AVCC - 0.5	
V <sub>IN</sub>	Input Voltage		GND		V <sub>cc</sub>	V
$V_{DIFF}$	Input Differential Voltage		-V <sub>REF</sub> /Gain		V <sub>REF</sub> /Gain	
	ADC Conversion Output		-511		511	LSE
	Input Bandwidth			4		kHz



Table 136. ADC Charac	cteristics, Differential Channels	s, -40°C – 85°C (Continued)
-----------------------	-----------------------------------	-----------------------------

Symbol	Parameter	Condition	Min	Тур	Мах	Units
V <sub>INT</sub>	Internal Voltage Reference		2.3	2.56	2.7	V
R <sub>REF</sub>	Reference Input Resistance			32		kΩ
R <sub>AIN</sub>	Analog Input Resistance			100		MΩ

Notes: 1. Minimum for AVCC is 2.7V.

2. Maximum for AVCC is 5.5V.



## **External Data Memory Timing**

			8 MHz C	scillator	Variable	Oscillator	
	Symbol	Parameter	Min	Max	Min	Max	Unit
0	1/t <sub>CLCL</sub>	Oscillator Frequency			0.0	16	MHz
1	t <sub>LHLL</sub>	ALE Pulse Width	115		1.0t <sub>CLCL</sub> -10		
2	t <sub>AVLL</sub>	Address Valid A to ALE Low	57.5		0.5t <sub>CLCL</sub> -5 <sup>(1)</sup>		
3a	t <sub>LLAX_ST</sub>	Address Hold After ALE Low, write access	5		5		
3b	t <sub>LLAX_LD</sub>	Address Hold after ALE Low, read access	5		5		
4	t <sub>AVLLC</sub>	Address Valid C to ALE Low	57.5		0.5t <sub>CLCL</sub> -5 <sup>(1)</sup>		
5	t <sub>AVRL</sub>	Address Valid to RD Low	115		1.0t <sub>CLCL</sub> -10		
6	t <sub>AVWL</sub>	Address Valid to WR Low	115		1.0t <sub>CLCL</sub> -10		
7	t <sub>LLWL</sub>	ALE Low to WR Low	47.5	67.5	0.5t <sub>CLCL</sub> -15 <sup>(2)</sup>	0.5t <sub>CLCL</sub> +5 <sup>(2)</sup>	ns
8	t <sub>LLRL</sub>	ALE Low to RD Low	47.5	67.5	0.5t <sub>CLCL</sub> -15 <sup>(2)</sup>	0.5t <sub>CLCL</sub> +5 <sup>(2)</sup>	110
9	t <sub>DVRH</sub>	Data Setup to RD High	40		40		
10	t <sub>RLDV</sub>	Read Low to Data Valid		75		1.0t <sub>CLCL</sub> -50	
11	t <sub>RHDX</sub>	Data Hold After RD High	0		0		
12	t <sub>RLRH</sub>	RD Pulse Width	115		1.0t <sub>CLCL</sub> -10		
13	t <sub>DVWL</sub>	Data Setup to WR Low	42.5		0.5t <sub>CLCL</sub> -20 <sup>(1)</sup>		
14	t <sub>WHDX</sub>	Data Hold After WR High	115		1.0t <sub>CLCL</sub> -10		
15	t <sub>DVWH</sub>	Data Valid to WR High	125		1.0t <sub>CLCL</sub>		
16	t <sub>WLWH</sub>	WR Pulse Width	115		1.0t <sub>CLCL</sub> -10		

Table 137.	External Data Memor	v Characteristics.	4.5 - 5.5 Volts.	No Wait-state
	External Data Monitor	y onalaolonolloo,	1.0 0.0 0010,	

Notes: 1. This assumes 50% clock duty cycle. The half period is actually the high time of the external clock, XTAL1.
 2. This assumes 50% clock duty cycle. The half period is actually the low time of the external clock, XTAL1.

Table 138	<ul> <li>External Data Memory</li> </ul>	Characteristics, 4.5V	- 5.5V, 1 Cycle Wait-state
-----------	--	-----------------------	----------------------------

			8 MHz O	scillator	Variable	Oscillator	
	Symbol	Parameter	Min	Max	Min	Max	Unit
0	1/t <sub>CLCL</sub>	Oscillator Frequency			0.0	16	MHz
10	t <sub>RLDV</sub>	Read Low to Data Valid		200		2.0t <sub>CLCL</sub> -50	
12	t <sub>RLRH</sub>	RD Pulse Width	240		2.0t <sub>CLCL</sub> -10		
15	t <sub>DVWH</sub>	Data Valid to WR High	240		2.0t <sub>CLCL</sub>		ns
16	t <sub>WLWH</sub>	WR Pulse Width	240		2.0t <sub>CLCL</sub> -10		



			4 MHz Oscillator		Variable	Variable Oscillator	
	Symbol	Parameter	Min	Мах	Min	Max	Unit
0	1/t <sub>CLCL</sub>	Oscillator Frequency			0.0	16	MHz
10	t <sub>RLDV</sub>	Read Low to Data Valid		325		3.0t <sub>CLCL</sub> -50	
12	t <sub>RLRH</sub>	RD Pulse Width	365		3.0t <sub>CLCL</sub> -10		
15	t <sub>DVWH</sub>	Data Valid to WR High	375		3.0t <sub>CLCL</sub>		ns
16	t <sub>WLWH</sub>	WR Pulse Width	365		3.0t <sub>CLCL</sub> -10		

#### **Table 139.** External Data Memory Characteristics, 4.5V - 5.5V, SRWn1 = 1, SRWn0 = 0

#### Table 140. External Data Memory Characteristics, 4.5V - 5.5V, SRWn1 = 1, SRWn0 = 1

			4 MHz Os	4 MHz Oscillator		Variable Oscillator	
	Symbol	Parameter	Min	Max	Min	Max	Unit
0	1/t <sub>CLCL</sub>	Oscillator Frequency			0.0	16	MHz
10	t <sub>RLDV</sub>	Read Low to Data Valid		325		3.0t <sub>CLCL</sub> -50	
12	t <sub>RLRH</sub>	RD Pulse Width	365		3.0t <sub>CLCL</sub> -10		
14	t <sub>WHDX</sub>	Data Hold After WR High	240		2.0t <sub>CLCL</sub> -10		ns
15	t <sub>DVWH</sub>	Data Valid to WR High	375		3.0t <sub>CLCL</sub>		
16	t <sub>WLWH</sub>	WR Pulse Width	365		3.0t <sub>CLCL</sub> -10		

#### Table 141. External Data Memory Characteristics, 2.7V - 5.5V, No Wait-state

			4 MHz C	Scillator	Variable	Oscillator	
	Symbol	Parameter	Min	Мах	Min	Max	Unit
0	1/t <sub>CLCL</sub>	Oscillator Frequency			0.0	8	MHz
1	t <sub>LHLL</sub>	ALE Pulse Width	235		t <sub>CLCL</sub> -15		
2	t <sub>AVLL</sub>	Address Valid A to ALE Low	115		0.5t <sub>CLCL</sub> -10 <sup>(1)</sup>		
3a	t <sub>LLAX_ST</sub>	Address Hold After ALE Low, write access	5		5		
3b	t <sub>LLAX_LD</sub>	Address Hold after ALE Low, read access	5		5		
4	t <sub>AVLLC</sub>	Address Valid C to ALE Low	115		0.5t <sub>CLCL</sub> -10 <sup>(1)</sup>		
5	t <sub>AVRL</sub>	Address Valid to RD Low	235		1.0t <sub>CLCL</sub> -15		ns
6	t <sub>AVWL</sub>	Address Valid to WR Low	235		1.0t <sub>CLCL</sub> -15		
7	t <sub>LLWL</sub>	ALE Low to WR Low	115	130	0.5t <sub>CLCL</sub> -10 <sup>(2)</sup>	0.5t <sub>CLCL</sub> +5 <sup>(2)</sup>	
8	t <sub>LLRL</sub>	ALE Low to RD Low	115	130	0.5t <sub>CLCL</sub> -10 <sup>(2)</sup>	0.5t <sub>CLCL</sub> +5 <sup>(2)</sup>	
9	t <sub>DVRH</sub>	Data Setup to RD High	45		45		
10	t <sub>RLDV</sub>	Read Low to Data Valid		190		1.0t <sub>CLCL</sub> -60	
11	t <sub>RHDX</sub>	Data Hold After RD High	0		0		
12	t <sub>RLRH</sub>	RD Pulse Width	235		1.0t <sub>CLCL</sub> -15		



Table 141	External Data Memory	/ Characteristics, 2.7V - 5.5V, No Wa	ait-state (Continued)
-----------	----------------------	---------------------------------------	-----------------------

	Symbol	Parameter	4 MHz Oscillator		Variable Oscillator		
			Min	Max	Min	Max	Unit
13	t <sub>DVWL</sub>	Data Setup to WR Low	105		0.5t <sub>CLCL</sub> -20 <sup>(1)</sup>		
14	t <sub>WHDX</sub>	Data Hold After WR High	235		1.0t <sub>CLCL</sub> -15		
15	t <sub>DVWH</sub>	Data Valid to WR High	250		1.0t <sub>CLCL</sub>		ns
16	t <sub>wLWH</sub>	WR Pulse Width	235		1.0t <sub>CLCL</sub> -15		

2. This assumes 50% clock duty cycle. The half period is actually the low time of the external clock, XTAL1.

#### Table 142. External Data Memory Characteristics, 2.7V - 5.5V, SRWn1 = 0, SRWn0 = 1

			4 MHz Oscillator		Variable Oscillator		
	Symbol	Parameter	Min	Max	Min	Мах	Unit
0	1/t <sub>CLCL</sub>	Oscillator Frequency			0.0	8	MHz
10	t <sub>RLDV</sub>	Read Low to Data Valid		440		2.0t <sub>CLCL</sub> -60	
12	t <sub>RLRH</sub>	RD Pulse Width	485		2.0t <sub>CLCL</sub> -15		
15	t <sub>DVWH</sub>	Data Valid to WR High	500		2.0t <sub>CLCL</sub>		ns
16	t <sub>WLWH</sub>	WR Pulse Width	485		2.0t <sub>CLCL</sub> -15		

#### Table 143. External Data Memory Characteristics, 2.7V - 5.5V, SRWn1 = 1, SRWn0 = 0

			4 MHz O	scillator	Variable Oscillator		
	Symbol	Parameter	Min	Max	Min	Max	Unit
0	1/t <sub>CLCL</sub>	Oscillator Frequency			0.0	8	MHz
10	t <sub>RLDV</sub>	Read Low to Data Valid		690		3.0t <sub>CLCL</sub> -60	
12	t <sub>RLRH</sub>	RD Pulse Width	735		3.0t <sub>CLCL</sub> -15		
15	t <sub>DVWH</sub>	Data Valid to WR High	750		3.0t <sub>CLCL</sub>		ns
16	t <sub>wLWH</sub>	WR Pulse Width	735		3.0t <sub>CLCL</sub> -15		

#### Table 144. External Data Memory Characteristics, 2.7V - 5.5V, SRWn1 = 1, SRWn0 = 1

			4 MHz Oscillator		Variable Oscillator		
	Symbol	Parameter	Min	Мах	Min	Max	Unit
0	1/t <sub>CLCL</sub>	Oscillator Frequency			0.0	8	MHz
10	t <sub>RLDV</sub>	Read Low to Data Valid		690		3.0t <sub>CLCL</sub> -60	
12	t <sub>RLRH</sub>	RD Pulse Width	735		3.0t <sub>CLCL</sub> -15		
14	t <sub>WHDX</sub>	Data Hold After WR High	485		2.0t <sub>CLCL</sub> -15		ns
15	t <sub>DVWH</sub>	Data Valid to WR High	750		3.0t <sub>CLCL</sub>		
16	t <sub>WLWH</sub>	WR Pulse Width	735		3.0t <sub>CLCL</sub> -15		





Figure 159. External Memory Timing (SRWn1 = 0, SRWn0 = 0















Note: 1. The ALE pulse in the last period (T4-T7) is only present if the next instruction accesses the RAM (internal or external).



## Typical Characteristics

The following charts show typical behavior. These figures are not tested during manufacturing. All current consumption measurements are performed with all I/O pins configured as inputs and with internal pull-ups enabled. A sine wave generator with rail-to-rail output is used as clock source.

The power consumption in Power-down mode is independent of clock selection.

The current consumption is a function of several factors such as: Operating voltage, operating frequency, loading of I/O pins, switching rate of I/O pins, code executed and ambient temperature. The dominating factors are operating voltage and frequency.

The current drawn from capacitive loaded pins may be estimated (for one pin) as  $C_L V_{CC}$  f where  $C_I$  = load capacitance,  $V_{CC}$  = operating voltage and f = average switching frequency of I/O pin.

The parts are characterized at frequencies higher than test limits. Parts are not guaranteed to function properly at frequencies higher than the ordering code indicates.

The difference between current consumption in Power-down mode with Watchdog Timer enabled and Power-down mode with Watchdog Timer disabled represents the differential current drawn by the Watchdog Timer.

Active Supply Current Figure 163. Active Supply Current vs. Frequency (0.1 MHz - 1.0 MHz)









Figure 165. Active Supply Current vs.  $V_{CC}$  (Internal RC Oscillator, 1 MHz)









Figure 167. Active Supply Current vs.  $V_{CC}$  (Internal RC Oscillator, 4 MHz)





Figure 168. Active Supply Current vs. V<sub>CC</sub> (Internal RC Oscillator, 8 MHz)



Figure 169. Active Supply Current vs.  $V_{CC}$  (32 kHz External Oscillator)





#### **Idle Supply Current**

Figure 170. Idle Supply Current vs. Frequency (0.1 MHz - 1.0 MHz)



Figure 171. Idle Supply Current vs. Frequency (1 MHz - 20 MHz)





Figure 172. Idle Supply Current vs.  $V_{CC}$  (Internal RC Oscillator, 1 MHz)



Figure 173. Idle Supply Current vs. V<sub>CC</sub> (Internal RC Oscillator, 2 MHz)





Figure 174. Idle Supply Current vs.  $V_{CC}$  (Internal RC Oscillator, 4 MHz)



Figure 175. Idle Supply Current vs. V<sub>CC</sub> (Internal RC Oscillator, 8 MHz)





Figure 176. Idle Supply Current vs.  $V_{CC}$  (32 kHz External Oscillator)







Figure 178. Power-Down Supply Current vs. V<sub>CC</sub> (Watchdog Timer Enabled)









Standby Supply Current

Figure 180. Standby Supply Current vs.  $V_{CC}$ 



Figure 181. Standby Supply Current vs. V<sub>CC</sub> (CKOPT Programmed)





#### Pin Pull-up

Figure 182. I/O Pin Pull-up Resistor Current vs. Input Voltage ( $V_{CC} = 5V$ )



Figure 183. I/O Pin Pull-up Resistor Current vs. Input Voltage ( $V_{CC}$  = 2.7V)







Figure 184. Reset Pull-up Resistor Current vs. Reset Pin Voltage ( $V_{CC} = 5V$ )

Figure 185. Reset Pull-up Resistor Current vs. Reset Pin Voltage ( $V_{CC} = 2.7V$ )







Figure 186. PEN Pull-up Resistor Current vs. PEN Pin Voltage ( $V_{CC} = 5V$ )

Figure 187. PEN Pull-up Resistor Current vs. PEN Pin Voltage ( $V_{CC} = 2.7V$ )





#### **Pin Driver Strength**

**Figure 188.** I/O Pin Source Current vs. Output Voltage ( $V_{CC} = 5V$ )



Figure 189. I/O Pin Source Current vs. Output Voltage ( $V_{CC} = 2.7V$ )









Figure 191. I/O Pin Sink Current vs. Output Voltage ( $V_{CC} = 2.7V$ )





Pin Thresholds and Hysteresis



Figure 193. I/O Pin Input Threshold Voltage vs.  $V_{CC}$  (VIL, I/O Pin Read as '0')

3.5

3

1.4

1.2

1 <del>|</del> 2.5



4

 $V_{CC}(V)$ 

4.5

5

5.5

Figure 194. I/O Pin Input Hysteresis vs.  $\rm V_{CC}$ 



Figure 195. Reset Input Threshold Voltage vs. V<sub>CC</sub> (VIH, Reset Pin Read as '1')





Figure 196. Reset Input Threshold Voltage vs.  $V_{CC}$  (VIL, Reset Pin Read as '0')

Figure 197. Reset Input Pin Hysteresis vs.  $\rm V_{CC}$ 





BOD Thresholds and Analog Comparator Offset



Figure 199. BOD Thresholds vs. Temperature (BODLEVEL is 2.7V)





Figure 200. Bandgap Voltage vs.  $\rm V_{CC}$ 





Figure 201. Watchdog Oscillator Frequency vs.  $V_{CC}$ 







Figure 202. Calibrated 1 MHz RC Oscillator Frequency vs. Temperature

Figure 203. Calibrated 1 MHz RC Oscillator Frequency vs.  $V_{CC}$ 








Figure 205. Calibrated 2 MHz RC Oscillator Frequency vs. Temperature









Figure 207. Calibrated 2 MHz RC Oscillator Frequency vs. Osccal Value







Figure 208. Calibrated 4 MHz RC Oscillator Frequency vs. Temperature

Figure 209. Calibrated 4 MHz RC Oscillator Frequency vs.  $V_{CC}$ 







Figure 210. Calibrated 4 MHz RC Oscillator Frequency vs. Osccal Value

Figure 211. Calibrated 8 MHz RC Oscillator Frequency vs. Temperature









Figure 213. Calibrated 8 MHz RC Oscillator Frequency vs. Osccal Value





Current Consumption of Peripheral Units

Figure 214. Brownout Detector Current vs. V<sub>CC</sub> BROWNOUT DETECTOR CURRENT vs. V<sub>cc</sub>



Figure 215. ADC Current vs.  $V_{CC}$  (ADC CLK = 50 kHz)





Figure 216. Aref Current vs.  $V_{CC}$ 



Figure 217. Analog Comparator Current vs.  $\rm V_{CC}$ 





Figure 218. Programming Current vs.  $V_{CC}$ 



Current Consumption in Reset and Reset Pulse width

**Figure 219.** Reset Supply Current vs. V<sub>CC</sub> (0.1 MHz - 1.0 MHz, Excluding Current through the Reset Pull-up)







Figure 220. Reset Supply Current vs.  $V_{CC}$  (1 MHz - 20 MHz, Excluding Current through the Reset Pull-up)

Figure 221. Minimum Reset Pulse Width vs.  $V_{CC}$ 





## **Register Summary**

Addroop	Namo	Dit 7	Dit 6	Dit 5	Dit 4	Dit 2	Dit 2	Bit 1	Bit 0	Paga
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2			Page
(0xFF)	Reserved	-	-	-	-	-	-	-	-	
	Reserved	-	-	-	-	-	-	-	-	
(0x9E)	Reserved	-	-	-	-	-	-	-	-	
(0x9D)	UCSR1C	-	UMSEL1	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	191
(0x9C)	UDR1	<b>2</b> 1/2/	-			Data Register				188
(0x9B)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	189
(0x9A)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1 Rate Register Lov	UCSZ12	RXB81	TXB81	190
(0x99)	UBRR1L				USART1 Baud	Rate Register Lo		Dete Desister Hist	-	193
(0x98) (0x97)	UBRR1H Reserved	-	-	-	_	_	–	Rate Register High	_	193
(0x96)	Reserved	_	_	_	_	_				
, ,	UCSR0C	_							UCPOL0	101
(0x95) (0x94)	Reserved		UMSEL0	UPM01	UPM00	USBS0	UCSZ01	UCSZ00		191
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	Reserved	_	_	_	_		_		_	
(0x91)	Reserved	_	-		_	_		-		
(0x90)	UBRR0H	_	_		_	_		Rate Register High		193
(0x8F)	Reserved	_	_	_	_	-	COARTO Baddi		_	100
(0x8F)	ADCSRB	_	_	-	_		ADTS2	– ADTS1	 ADTS0	247
(0x8L) (0x8D)	Reserved	_	_	_	_	_	- AD132	- AD131	- AD130	241
(0x8D) (0x8C)	TCCR3C	– FOC3A	FOC3B	FOC3C	_		-		_	138
(0x8C) (0x8B)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	- WGM31	– WGM30	132
(0x8A)	TCCR3B	ICNC3	ICES3	-	WGM33	WGM32	CS32	CS31	CS30	136
(0x89)	TCNT3H	101100	10200		er/Counter3 – Co			0001	0000	138
(0x88)	TCNT3L				er/Counter3 – Co					138
(0x87)	OCR3AH				unter3 – Output C	•				139
(0x86)	OCR3AL				unter3 – Output C		0,			139
(0x85)	OCR3BH									139
(0x84)	OCR3BL		Timer/Counter3 – Output Compare Register B High Byte Timer/Counter3 – Output Compare Register B Low Byte						139	
(0x83)	OCR3CH		Timer/Counter3 – Output Compare Register B Low Byte						139	
(0x82)	OCR3CL	Timer/Counter3 – Output Compare Register C Low Byte						139		
(0x81)	ICR3H				Counter3 – Input (					140
(0x80)	ICR3L				Counter3 – Input		* *			140
(0x7F)	Reserved	_	_	-	-	-	-	_	_	140
(0x7E)	Reserved	_	_	-	_	-	-	-	-	
(0x7D)	ETIMSK	_	_	TICIE3	OCIE3A	OCIE3B	TOIE3	OCIE3C	OCIE1C	141
(0x7C)	ETIFR	_	_	ICF3	OCF3A	OCF3B	TOV3	OCF3C	OCF1C	142
(0x7B)	Reserved	_	_	-	-	-	-	-	-	
(0x7A)	TCCR1C	FOC1A	FOC1B	FOC1C	-	_	_	_	_	137
(0x79)	OCR1CH				unter1 – Output C	ompare Register	C High Byte	1	1	139
(0x78)	OCR1CL			Timer/Co	unter1 – Output C	ompare Register	C Low Byte			139
(0x77)	Reserved	-	_	-		_	_	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	-	-	-	-	-	-	-	-	
(0x74)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	206
(0x73)	TWDR				wo-wire Serial In					208
(0x72)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	208
(0x71)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	207
(0x70)	TWBR			Тм	vo-wire Serial Inte	rface Bit Rate Re	gister			206
(0x6F)	OSCCAL				Oscillator Cal	bration Register				43
(0x6E)	Reserved	_	-	_	_	_	-	_	_	
(0x6D)	XMCRA	_	SRL2	SRL1	SRL0	SRW01	SRW00	SRW11		32
(0x6C)	XMCRB	XMBK	_	-	-	-	XMM2	XMM1	XMM0	34
(0x6B)	Reserved	_	_	_	_	-	-	-	_	
(0x6A)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	90
(0x69)	Reserved	-	_	_	_	_	_	_	-	
(0x68)	SPMCSR	SPMIE	RWWSB	_	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	281
(0x67)	Reserved	_	_	_	_	_	_	_	_	
(0x66)	Reserved	-	_	_	_	_	_	_	-	
(0x65)	PORTG	_	_	_	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	89
(0x64)	DDRG	_	_	_	DDG4	DDG3	DDG2	DDG1	DDG0	89
(0x63)	PING	-	_	_	PING4	PING3	PING2	PING1	PING0	89
(0x62)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	88



## Register Summary (Continued)

Addroop	Nama	Dit 7	Dit 6	Dit 5	Dit 4	Dit 2	Dit 2	Dit 1	Dit 0	Paga
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x60)	Reserved	-	-	-	-	-	-	-	-	
0x3F (0x5F)	SREG		Т	Н	S	V	N	Z	С	12
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	14
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	14
0x3C (0x5C)	XDIV	XDIVEN	XDIV6	XDIV5	XDIV4	XDIV3	XDIV2	XDIV1	XDIV0	39
0x3B (0x5B)	Reserved	-	-	-	-	-	-	-	-	
0x3A (0x5A)	EICRB	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	91
0x39 (0x59)	EIMSK	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0	92
0x38 (0x58)	EIFR	INTF7	INTF6	INTF5	INTF4	INTF3	INTE	INTF1	INTF0	92
0x37 (0x57)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	109, 140, 160
0x36 (0x56)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	109, 142, 160
0x35 (0x55)	MCUCR	SRE	SRW10	SE	SM1	SM0	SM2	IVSEL	IVCE	32, 46, 64
0x34 (0x54)	MCUCSR	JTD	-	-	JTRF	WDRF	BORF	EXTRF	PORF	55, 256
0x33 (0x53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	104 106
0x32 (0x52)	TCNT0 OCR0			ті	mer/Counter0 Ou	unter0 (8 Bit)	gistor			106
0x31 (0x51) 0x30 (0x50)	ASSR	-		-	–	AS0	TCN0UB	OCR0UB	TCR0UB	108
0x30 (0x30) 0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	132
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	COMILIEI	WGM13	WGM12	CS12	CS11	CS10	136
0x2E (0x4E) 0x2D (0x4D)	TCNT1H	101401	10201	Time	er/Counter1 – Co			0011	0010	138
0x2D (0x4D) 0x2C (0x4C)	TCNT1H TCNT1L				er/Counter1 – Co	ů (				138
0x2B (0x4B)	OCR1AH				unter1 – Output C	Ť.				139
0x2B (0x4B) 0x2A (0x4A)	OCR1AH				unter1 – Output C unter1 – Output C		<i>,</i>			139
0x29 (0x49)	OCR1BH				unter1 – Output C					139
0x28 (0x48)	OCR1BL				unter1 – Output C					139
0x27 (0x47)	ICR1H				Counter1 – Input (		,			140
0x26 (0x46)	ICR1L				Counter1 – Input	1 0	0 )			140
0x25 (0x45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	157
0x24 (0x44)	TCNT2		110III20	001121		unter2 (8 Bit)	0022	0021	0020	159
0x23 (0x43)	OCR2			Tir	mer/Counter2 Out		nister			160
		IDRD/	000000					000004	0.00000	
0x22 (0x42)	OCDR	OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1	OCDR0	253
0x21 (0x41)	WDTCR	-	-	-	WDCE	WDE	WDP2	WDP1	WDP0	57
0x20 (0x40)	SFIOR	TSM	-	-	-	ACME	PUD	PSR0	PSR321	72, 111, 145, 227
0x1F (0x3F)	EEARH	-	-	-	-	-	EEPRON	1 Address Registe	r High Byte	22
0x1E (0x3E)	EEARL				EEPROM Addres		yte			22
0x1D (0x3D)	EEDR					Data Register				22
0x1C (0x3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	22
0x1B (0x3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	87
0x1A (0x3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	87
0x19 (0x39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	87
0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4					
0x17 (0x37)	DDRB PINB	DDB7		DDDC	DDD f	PORTB3	PORTB2	PORTB1	PORTB0	87
0x16 (0x36)		DINIDE	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	87
11116 (10056)		PINB7	PINB6	PINB5	PINB4	DDB3 PINB3	DDB2 PINB2	DDB1 PINB1	DDB0 PINB0	87 87
0x15 (0x35)	PORTC	PORTC7	PINB6 PORTC6	PINB5 PORTC5	PINB4 PORTC4	DDB3 PINB3 PORTC3	DDB2 PINB2 PORTC2	DDB1 PINB1 PORTC1	DDB0 PINB0 PORTC0	87 87 87
0x14 (0x34)	PORTC DDRC	PORTC7 DDC7	PINB6 PORTC6 DDC6	PINB5 PORTC5 DDC5	PINB4 PORTC4 DDC4	DDB3 PINB3 PORTC3 DDC3	DDB2 PINB2 PORTC2 DDC2	DDB1 PINB1 PORTC1 DDC1	DDB0 PINB0 PORTC0 DDC0	87 87 87 87 87
0x14 (0x34) 0x13 (0x33)	PORTC DDRC PINC	PORTC7 DDC7 PINC7	PINB6 PORTC6 DDC6 PINC6	PINB5 PORTC5 DDC5 PINC5	PINB4 PORTC4 DDC4 PINC4	DDB3 PINB3 PORTC3 DDC3 PINC3	DDB2 PINB2 PORTC2 DDC2 PINC2	DDB1 PINB1 PORTC1 DDC1 PINC1	DDB0 PINB0 PORTC0 DDC0 PINC0	87 87 87 87 88
0x14 (0x34) 0x13 (0x33) 0x12 (0x32)	PORTC DDRC PINC PORTD	PORTC7 DDC7 PINC7 PORTD7	PINB6 PORTC6 DDC6 PINC6 PORTD6	PINB5 PORTC5 DDC5 PINC5 PORTD5	PINB4 PORTC4 DDC4 PINC4 PORTD4	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0	87 87 87 87 87 88 88 88
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31)	PORTC DDRC PINC PORTD DDRD	PORTC7 DDC7 PINC7 PORTD7 DDD7	PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6	PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0	87 87 87 87 88 88 88 88 88
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x10 (0x30)	PORTC DDRC PINC PORTD DDRD PIND	PORTC7 DDC7 PINC7 PORTD7	PINB6 PORTC6 DDC6 PINC6 PORTD6	PINB5 PORTC5 DDC5 PINC5 PORTD5	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0	87 87 87 88 88 88 88 88 88 88
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x10 (0x30) 0x0F (0x2F)	PORTC DDRC PINC PORTD DDRD PIND SPDR	PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7	PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6	PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0	87 87 87 88 88 88 88 88 88 88 169
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR	PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF	PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL	PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 -	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da -	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register -	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 -	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 -	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 SPI2X	87 87 87 88 88 88 88 88 88 169 169
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR	PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7	PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6	PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da - MSTR	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register - CPOL	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0	87 87 87 88 88 88 88 88 169 169 169 167
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C)	PORTC DDRC PINC DDRD DDRD PIND SPDR SPSR SPCR UDR0	PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE	PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE	PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da USART0 I/C	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL Data Register	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 SPI2X SPR0	87 87 87 88 88 88 88 88 169 169 167 188
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A	PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0	PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0	PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da USART0 I/C FE0	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL Data Register DOR0	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 MPCM0	87 87 87 88 88 88 88 88 169 169 169 167 188 189
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0B	PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE	PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE	PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da SPI Da SPI Da SPI Da SPI Da SPI Da SPI Da SPI Da	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL Data Register DOR0 TXEN0	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 SPI2X SPR0	87 87 87 88 88 88 88 169 169 169 167 188 189 190
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x29)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0B UBRR0L	PORTC7 DDC7 PINC7 DDD7 PIND7 PIND7 SPIF SPIE RXC0 RXC1E0	PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0	PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0 UDRE0	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da - MSTR USART0 I/C FE0 RXEN0 USART0 Baud	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL Data Register DOR0 TXEN0 Rate Register Lo	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02 W	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 SPI2X SPR0 MPCM0 TXB80	87 87 87 88 88 88 88 169 169 169 169 167 188 189 190 193
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x29) 0x08 (0x28)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0B UBRR0L ACSR	PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 PIND7 SPIF SPIF SPIE RXC0 RXC1E0 ACD	PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0 ACBG	PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 PIND5 - DORD UDRE0 UDRE0 UDRIE0 ACO	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da - MSTR USART0 I/C FE0 RXEN0 USART0 Baud ACI	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register - CPOL DData Register DOR0 TXEN0 Rate Register L0 ACIE	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02 W ACIC	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 MPCM0 TXB80 ACIS0	87 87 87 88 88 88 88 88 169 169 169 167 188 189 190 193 228
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x0F (0x2F) 0x0F (0x2F) 0x0C (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x29) 0x08 (0x28) 0x07 (0x27)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPCR UDR0 UCSR0A UCSR0A UCSR0B UBRR0L ACSR ADMUX	PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0 RXCIE0 ACD REFS1	PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXCIE0 ACBG REFS0	PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 PIND5 - DORD UDRE0 UDRE0 UDRIE0 ACO ADLAR	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da - MSTR USART0 I/C FE0 RXEN0 USART0 Baud ACI MUX4	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL D Data Register DOR0 TXEN0 Rate Register L0 ACIE MUX3	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02 W ACIC MUX2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1 MUX1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 SPR0 MPCM0 TXB80 ACIS0 MUX0	87 87 87 88 88 88 88 88 169 169 169 169 167 188 189 190 193 228 243
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x29) 0x08 (0x28) 0x07 (0x27) 0x06 (0x26)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0A UCSR0B UBRR0L ACSR ADMUX ADCSRA	PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 PIND7 SPIF SPIF SPIE RXC0 RXC1E0 ACD	PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0 ACBG	PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 PIND5 - DORD UDRE0 UDRE0 UDRIE0 ACO	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da C MSTR USART0 I/C FE0 RXEN0 USART0 Baud ACI MUX4 ADIF	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register - CPOL D Data Register DOR0 TXEN0 Rate Register L0 ACIE MUX3 ADIE	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02 W ACIC	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 MPCM0 TXB80 ACIS0	87 87 87 88 88 88 88 169 169 169 167 188 189 190 193 228 243 245
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x08 (0x28) 0x07 (0x27) 0x06 (0x26) 0x05 (0x25)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0A UCSR0B UBRR0L ACSR ADMUX ADCSRA ADCH	PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0 RXCIE0 ACD REFS1	PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXCIE0 ACBG REFS0	PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 PIND5 - DORD UDRE0 UDRE0 UDRIE0 ACO ADLAR	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da MSTR USART0 I/C FE0 RXEN0 USART0 Baud ACI MUX4 ADIF ADC Data Re	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL DAta Register DOR0 TXEN0 Rate Register Lo ACIE MUX3 ADIE egister High Byte	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02 W ACIC MUX2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1 MUX1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 SPR0 MPCM0 TXB80 ACIS0 MUX0	87 87 87 87 88 88 88 88 169 169 169 167 167 188 189 190 193 228 243 245 246
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0D (0x2D) 0x0B (0x2B) 0x0A (0x2A) 0x08 (0x28) 0x07 (0x27) 0x06 (0x25) 0x04 (0x24)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0A UCSR0B UBRR0L ACSR ADMUX ADCSRA ADCH ADCL	PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0 RXC1E0 RXC1E0 ACD REFS1 ADEN	PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXC1E0 TXC1E0 ACBG REFS0 ADSC	PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE0 UDRE0 UDRE0 ACO ADLAR ADATE	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da MSTR USART0 I/C FE0 RXEN0 USART0 Baud ACI MUX4 ADIF ADC Data Re ADC Data Re	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL Data Register DOR0 TXEN0 Rate Register Lo ACIE MUX3 ADIE egister High Byte egister Low byte	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 PIND2 CPHA UPE0 UCSZ02 W ACIC MUX2 ADPS2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1 MUX1 ADPS1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 SPR0 MPCM0 TXB80 ACIS0 MUX0 ADPS0	87           87           87           87           88           88           88           169           167           188           189           190           193           228           243           245           246
0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x08 (0x28) 0x07 (0x27) 0x06 (0x26) 0x05 (0x25)	PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR0 UCSR0A UCSR0A UCSR0B UBRR0L ACSR ADMUX ADCSRA ADCH	PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 SPIF SPIE RXC0 RXCIE0 ACD REFS1	PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 WCOL SPE TXC0 TXCIE0 ACBG REFS0	PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 PIND5 - DORD UDRE0 UDRE0 UDRIE0 ACO ADLAR	PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 SPI Da SPI Da SPI Da MSTR USART0 I/C FE0 RXEN0 USART0 Baud ACI MUX4 ADIF ADC Data Re	DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 ta Register CPOL DAta Register DOR0 TXEN0 Rate Register Lo ACIE MUX3 ADIE egister High Byte	DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 - CPHA UPE0 UCSZ02 W ACIC MUX2	DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 U2X0 RXB80 ACIS1 MUX1	DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0 PIND0 SPI2X SPR0 SPR0 MPCM0 TXB80 ACIS0 MUX0	87 87 87 87 88 88 88 88 169 169 169 167 167 188 189 190 193 228 243 245 246



## **Register Summary (Continued)**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x00 (0x20)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	89

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

 Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.



## Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AN		TIONS		-	
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	$Rdh:Rdl \leftarrow Rdh:Rdl + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$ $Rd \leftarrow 0xFF$	Z,N,V	1
SER	Rd, Rr	Set Register		None Z,C	2
MUL		Multiply Unsigned	$R1:R0 \leftarrow Rd x Rr$ $R1:R0 \leftarrow Rd x Rr$	Z,C Z,C	2
MULS	Rd, Rr	Multiply Signed		Z,C	2
MULSU FMUL	Rd, Rr Rd, Rr	Multiply Signed with Unsigned Fractional Multiply Unsigned	R1:R0 ← Rd x Rr R1:R0 <sup>~</sup> (Rd x Rr) << 1	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 (Rd x Rr) << 1	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUCT		Tractional Multiply Signed with Onsigned		2,0	2
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP	ĸ	Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Direct Jump	$PC \leftarrow k$	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC+k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then $PC \leftarrow PC+k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRCC	k .	Branch if Carry Cleared	if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then PC $\leftarrow$ PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if $(N \oplus V=1)$ then PC $\leftarrow$ PC + k + 1	None	1/2
BRHS	k k	Branch if Half Carry Flag Set	if (H = 1) then PC $\leftarrow$ PC + k + 1 if (H = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC $\leftarrow$ PC + k + 1 if (T = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRTS	k k	Branch if T Flag Set	if (T = 1) then PC $\leftarrow$ PC + k + 1 if (T = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRTC BRVS	k k	Branch if T Flag Cleared	if (T = 0) then PC $\leftarrow$ PC + k + 1 if (V = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
		Branch if Overflow Flag is Set	if (V = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC $\leftarrow$ PC + k + 1	None	1/2



## Instruction Set Summary (Continued)

BRIE					4.10
סוסס	k k	Branch if Interrupt Enabled	if $(I = 1)$ then PC $\leftarrow$ PC + k + 1	None	1/2
BRID		Branch if Interrupt Disabled	if (I = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
		Maria Datura Daviatan	D4 D	News	
MOV	Rd, Rr	Move Between Registers	$\frac{Rd \leftarrow Rr}{Rd+1:Rd \leftarrow Rr+1:Rr}$	None	1
MOVW	Rd, Rr	Copy Register Word		None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr,  Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$ , (Z) $\leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT			D D.	Nana	
	P, Rr	Out Port	P ← Rr	None	1
PUSH	P, Rr Rr	Out Port Push Register on Stack	$\begin{array}{c} P \leftarrow Rr \\ \hline \\ STACK \leftarrow Rr \end{array}$	None	1
PUSH POP	Rr	Push Register on Stack	STACK ← Rr	None	2
PUSH POP	Rr Rd	Push Register on Stack	STACK ← Rr	None	2
PUSH POP BIT AND BIT-TE	Rr Rd ST INSTRUCTIONS	Push Register on Stack Pop Register from Stack	$STACK \leftarrow Rr$ $Rd \leftarrow STACK$	None None	2 2
PUSH POP BIT AND BIT-TE SBI	Rr Rd EST INSTRUCTIONS P,b	Push Register on Stack Pop Register from Stack Set Bit in I/O Register	STACK $\leftarrow$ Rr Rd $\leftarrow$ STACK	None None None	2 2 2
PUSH POP BIT AND BIT-TE SBI CBI	Rr Rd EST INSTRUCTIONS P,b P,b	Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register	STACK $\leftarrow$ Rr       Rd $\leftarrow$ STACK       I/O(P,b) $\leftarrow$ 1       I/O(P,b) $\leftarrow$ 0	None None None None	2 2 2 2 2
PUSH POP BIT AND BIT-TE SBI CBI LSL	Rr Rd EST INSTRUCTIONS P,b P,b Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right	STACK $\leftarrow$ RrRd $\leftarrow$ STACKI/O(P,b) $\leftarrow$ 1I/O(P,b) $\leftarrow$ 0Rd(n+1) $\leftarrow$ Rd(n), Rd(0) $\leftarrow$ 0Rd(n) $\leftarrow$ Rd(n+1), Rd(7) $\leftarrow$ 0	None None None Z,C,N,V	2 2 2 2 2 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR	Rr Rd EST INSTRUCTIONS P,b P,b Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left	STACK $\leftarrow$ RrRd $\leftarrow$ STACKI/O(P,b) $\leftarrow$ 1I/O(P,b) $\leftarrow$ 0Rd(n+1) $\leftarrow$ Rd(n), Rd(0) $\leftarrow$ 0	None           None           None           Z,C,N,V           Z,C,N,V	2 2 2 2 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL	Rr Rd EST INSTRUCTIONS P,b P,b Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry	$\begin{array}{c c} STACK \leftarrow Rr\\ Rd \leftarrow STACK\\ \hline\\ I/O(P,b) \leftarrow 1\\ I/O(P,b) \leftarrow 0\\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0\\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0\\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)\\ \hline\end{array}$	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V	2 2 2 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR	Rr Rd EST INSTRUCTIONS P,b P,b Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry	$\begin{array}{c c} STACK \leftarrow Rr\\ Rd \leftarrow STACK\\ \hline\\ I/O(P,b) \leftarrow 1\\ I/O(P,b) \leftarrow 0\\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0\\ Rd(n+1) \leftarrow Rd(n+1), Rd(7) \leftarrow 0\\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)\\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)\\ \hline\end{array}$	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V	2 2 2 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP	Rr           Rd           EST INSTRUCTIONS           P,b           P,b           Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles	$\begin{array}{c c} STACK \leftarrow Rr\\ Rd \leftarrow STACK\\ \hline\\ I/O(P,b) \leftarrow 1\\ I/O(P,b) \leftarrow 0\\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0\\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0\\ Rd(0) \leftarrow C, Rd(n+1), Rd(7) \leftarrow 0\\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)\\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)\\ Rd(n) \leftarrow Rd(n+1), n=0.6\\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)\\ \hline\end{array}$	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           None	2 2 2 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET	Rr           Rd           EST INSTRUCTIONS           P,b           P,b           Rd           S	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           S,C,N,V           SREG(s)	2 2 2 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR	Rr           Rd           ESTINSTRUCTIONS           P,b           P,b           Rd           Rd           Rd           Rd           Rd           Rd           Rd           Rd           S           S	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           S,C,N,V           SREG(s)           SREG(s)	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROR ROR ASR SWAP BSET BCLR BST	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Store from Register to T	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           S,C,N,V           S,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           SREG(s)           T	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD	Rr           Rd           ESTINSTRUCTIONS           P,b           P,b           Rd           Rd           Rd           Rd           Rd           Rd           Rd           Rd           S           S	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Store from Register to T         Bit load from T to Register	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           S,C,N,V           SREG(s)           T           None	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Store from Register to T         Bit load from T to Register         Set Carry	$\begin{tabular}{ c c c c c } \hline STACK \leftarrow Rr \\ \hline Rd \leftarrow STACK \\ \hline \hline Rd \leftarrow STACK \\ \hline \hline \\ \hline & I/O(P,b) \leftarrow 0 \\ \hline Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ \hline Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ \hline Rd(0) \leftarrow C, Rd(n+1), Rd(7) \leftarrow 0 \\ \hline Rd(0) \leftarrow C, Rd(n+1), Rd(7), C \leftarrow Rd(7) \\ \hline Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ \hline Rd(n) \leftarrow Rd(n+1), n=0.6 \\ \hline Rd(3.0) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ \hline SREG(s) \leftarrow 1 \\ \hline SREG(s) \leftarrow 0 \\ \hline T \leftarrow Rr(b) \\ \hline Rd(b) \leftarrow T \\ \hline C \leftarrow 1 \\ \hline \end{tabular}$	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           SREG(s)           SREG(s)           T           None           C	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Store from Register to T         Bit load from T to Register         Set Carry         Clear Carry	$\begin{tabular}{ c c c c c } \hline STACK \leftarrow Rr \\ \hline Rd \leftarrow STACK \\ \hline \\ \hline Rd \leftarrow STACK \\ \hline \\ \hline \\ \hline \\ I/O(P,b) \leftarrow 0 \\ \hline \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ \hline \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ \hline \\ Rd(0) \leftarrow C, Rd(n+1), Rd(7) \leftarrow 0 \\ \hline \\ Rd(0) \leftarrow C, Rd(n+1), -Rd(n), C \leftarrow Rd(7) \\ \hline \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ \hline \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ \hline \\ Rd(3.0) \leftarrow Rd(7.4), Rd(74) \leftarrow Rd(30) \\ \hline \\ SREG(s) \leftarrow 1 \\ \hline \\ SREG(s) \leftarrow 0 \\ \hline \\ T \leftarrow Rr(b) \\ \hline \\ Rd(b) \leftarrow T \\ \hline \\ C \leftarrow 0 \\ \hline \end{tabular}$	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           SREG(s)           SREG(s)           T           None           C           C           C	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Istore from Register to T         Bit load from T to Register         Set Carry         Clear Carry         Set Negative Flag	$\begin{tabular}{ c c c c c } \hline STACK \leftarrow Rr \\ \hline Rd \leftarrow STACK \\ \hline \\ $	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           SREG(s)           SREG(s)           T           None           C           C           C           N           N	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BCLR BST BLD SEC CLC SEN CLN	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Istore from Register to T         Bit load from T to Register         Set Carry         Clear Carry         Set Negative Flag         Clear Negative Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None           None           None           Z,C,N,V           None           C           C           C           N           N	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BCLR BST BLD SEC CLC SEN CLN SEZ	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Store from Register to T         Bit Ioad from T to Register         Set Carry         Clear Carry         Set Negative Flag         Clear Negative Flag         Set Zero Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None           None           None           Z,C,N,V           None           SREG(s)           T           None           C           C           N           N           Z	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Store from Register to T         Bit load from T to Register         Set Carry         Clear Carry         Set Negative Flag         Clear Negative Flag         Clear Zero Flag         Clear Zero Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None           None           None           Z,C,N,V           None           C           C           C           N           N	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Store from Register to T         Bit load from T to Register         Set Carry         Clear Carry         Set Negative Flag         Clear Negative Flag         Clear Zero Flag         Global Interrupt Enable	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None           None           None           Z,C,N,V           None           SREG(s)           T           None           C           C           N           N           Z           I	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BST BCLR BST BLD SEC CLC SEN CLC SEN CLC SEN CLZ SEI CLI	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Store from Register to T         Bit load from T to Register         Set Carry         Clear Negative Flag         Clear Zero Flag         Global Interrupt Enable         Global Interrupt Disable	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None           None           None           Z,C,N,V           None           SREG(s)           T           None           C           C           N           Z           I           I	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BST BST BLD SEC CLC SEN CLC SEN CLC SEN CLZ SEI CLZ SEI CLI	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Store from Register to T         Bit load from T to Register         Set Carry         Clear Carry         Set Xegative Flag         Clear Zero Flag         Clear Zero Flag         Global Interrupt Enable         Global Interrupt Stable	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           SREG(s)           T           None           C           C           C           N           N           Z           Z           I           I           S	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROR ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLI SES CLS	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Store from Register to T         Bit load from T to Register         Set Carry         Clear Carry         Set Negative Flag         Clear Zero Flag         Global Interrupt Enable         Global Interrupt Enable         Set Signed Test Flag         Clear Signed Test Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           SREG(s)           SREG(s)           T           None           C           C           N           Z           N           Z           I           I           S           S	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLZ SEI CLI SES CLI SES CLS SEV	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Store from Register to T         Bit load from T to Register         Set Carry         Clear Carry         Set Negative Flag         Clear Carry         Set Zero Flag         Global Interrupt Enable         Global Interrupt Disable         Set Signed Test Flag         Clear Signed Test Flag         Set Twos Complement Overflow.	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           SREG(s)           SREG(s)           T           None           C           C           C           C           Z           N           Z           I           S           S           S           S           V	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSR CBI LSR ROL ROR ROR BST BST BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLZ SEI CLJ SES CLI SES CLJ SES CLS	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Store from Register to T         Bit load from T to Register         Set Carry         Clear Carry         Set Negative Flag         Clear Carry         Set Zero Flag         Global Interrupt Enable         Global Interrupt Disable         Set Signed Test Flag         Clear Signed Test Flag         Clear Signed Test Flag         Clear Twos Complement Overflow.	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           SREG(s)           SREG(s)           T           None           C           C           C           C           Z           Z           Z           I           S           S           V	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLZ SEI CLJ SES CLZ SES CLZ SES CLS SEV CLV SET	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Store from Register to T         Bit load from T to Register         Set Carry         Clear Carry         Set Negative Flag         Clear Carry         Set Zero Flag         Global Interrupt Enable         Global Interrupt Enable         Set Signed Test Flag         Set Twos Complement Overflow.         Clear Twos Complement Overflow	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           SREG(s)           SREG(s)           T           None           C           C           C           C           Z           I           S           S           S           V           V           T	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLZ SEI CLJ SES CLJ SES CLS SEV CLV	Rr Rd P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd Rd	Push Register on Stack         Pop Register from Stack         Set Bit in I/O Register         Clear Bit in I/O Register         Logical Shift Left         Logical Shift Left         Logical Shift Right         Rotate Left Through Carry         Rotate Right Through Carry         Arithmetic Shift Right         Swap Nibbles         Flag Set         Flag Clear         Bit Store from Register to T         Bit load from T to Register         Set Carry         Clear Carry         Set Negative Flag         Clear Carry         Set Zero Flag         Global Interrupt Enable         Global Interrupt Disable         Set Signed Test Flag         Clear Signed Test Flag         Clear Signed Test Flag         Clear Twos Complement Overflow.	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None           None           None           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           Z,C,N,V           SREG(s)           SREG(s)           T           None           C           C           C           C           Z           Z           Z           I           S           S           V	2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1



## Instruction Set Summary (Continued)

CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1		
MCU CONTROL INSTRUCTIONS							
NOP		No Operation		None	1		
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1		
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1		
BREAK		Break	For On-chip Debug Only	None	N/A		



## **Ordering Information**

Speed (MHz)	Power Supply (V)	Ordering Code <sup>(2)</sup>	Package <sup>(1)</sup>	Operation Range
0	2.7 - 5.5	ATmega64L-8AU	64A	
0	2.7 - 5.5	ATmega64L-8MU	64M1	Industrial
40		ATmega64-16AU	64A	(-40°C to 85°C)
16	4.5 - 5.5	ATmega64-16MU	64M1	

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

	Package Type
64A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
64M1	64-pad, 9 x 9 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)



## **Packaging Information**

64A











## Errata

The revision letter in this section refers to the revision of the ATmega64 device.

# ATmega64, rev. A to C, E

- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- Stabilizing time needed when changing XDIV Register
- Stabilizing time needed when changing OSCCAL Register
- IDCODE masks data from TDI input
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

### 1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising  $V_{CC}$ , the first Analog Comparator conversion will take longer than expected on some devices.

### **Problem Fix/Workaround**

When the device has been powered or reset, disable then enable theAnalog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

### **Problem Fix/Workaround**

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

### 3. Stabilizing time needed when changing XDIV Register

After increasing the source clock frequency more than 2% with settings in the XDIV register, the device may execute some of the subsequent instructions incorrectly.

### Problem Fix / Workaround

The NOP instruction will always be executed correctly also right after a frequency change. Thus, the next 8 instructions after the change should be NOP instructions. To ensure this, follow this procedure:

1.Clear the I bit in the SREG Register.

2.Set the new pre-scaling factor in XDIV register.

3.Execute 8 NOP instructions

4.Set the I bit in SREG

This will ensure that all subsequent instructions will execute correctly.

Assembly Code Example:

CLI		; clear global interrupt enable
OUT	XDIV, temp	; set new prescale value
NOP		; no operation
SEI		; clear global interrupt enable



#### 4. Stabilizing time needed when changing OSCCAL Register

After increasing the source clock frequency more than 2% with settings in the OSCCAL register, the device may execute some of the subsequent instructions incorrectly.

#### **Problem Fix / Workaround**

The behavior follows errata number 3., and the same Fix / Workaround is applicable on this errata.

#### 5. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

#### **Problem Fix / Workaround**

- If ATmega64 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega64 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega64 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega64 must be the first device in the chain.

# 6. Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

#### Problem Fix / Workaround

Always use OUT or SBI to set EERE in EECR.



Datasheet Revision History	Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.
Changes from Rev.	1. Changed "Low" into "Ext" in Table 117, "Extended Fuse Byte," on page 291.
2490P-07/09 to Rev. 2490Q-07/10	2. Note is added to "Performing Page Erase by SPM" on page 284.
	3. Some minor corrections in Technical Terminology.
	4. Note 6 and Note 7 below Table 133, "Two-wire Serial Bus Requirements," on page 328 have been removed.
Changes from Rev.	1. Updated "Errata" on page 379.
2490O-08/08 to Rev. 2490P-07/09	2. Updated the TOC with the newest template (version 5.10).
Changes from Rev. 2490N-05/08 to Rev. 2490O-08/08	1. Updated "DC Characteristics" on page 325 with I <sub>CC</sub> typical values.
Changes from Rev.	1. Updated "PEN" on page 7.
2490M-08/07 to Rev. 2490N-05/08	2. Updated "Ordering Information" on page 376.
Changes from Rev. 2490L-10/06 to	1. Updated "Features" on page 1.
Rev. 2490M-08/07	2. Added "Data Retention" on page 8.
	3. Updated "Errata" on page 379.
	4. Updated "Assembly Code Example(1)" on page 177.
	5. Updated "Slave Mode" on page 167.
Changes from Rev.	1. Added note to "Timer/Counter Oscillator" on page 45.
2490K-04/06 to Rev. 2490L-10/06	2. Updated "Fast PWM Mode" on page 125.
	3. Updated Table 52 on page 104, Table 54 on page 105, Table 59 on page 134, Table 61 on page 136, Table 64 on page 158, and Table 66 on page 158.
	4. Updated "Errata" on page 379.
Changes from Rev. 2490J-03/05 to	1. Updated Figure 2 on page 3.
Rev. 2490K-04/06	2. Added "Resources" on page 8.
	3. Added Addresses in Register Descriptions.



	4.	Updated "SPI – Serial Peripheral Interface" on page 163.
	5.	Updated Register- and bit names in "USART" on page 171.
	6.	Updated note in "Bit Rate Generator Unit" on page 204.
	7.	Updated Features in "Analog to Digital Converter" on page 230.
Changes from Rev. 24901-10/04 to Rev.	1.	MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF".
2490J-03/05	2.	Updated "Electrical Characteristics" on page 325
	3.	Updated "Ordering Information" on page 376
Changes from Rev.	1.	Removed "Preliminary" and TBD's.
2490H-10/04 to Rev. 2490I-11/04	2.	Updated Table 8 on page 40, Table 11 on page 42, Table 19 on page 52, Table 132 on page 327, Table 134 on page 330.
	3.	Updated features in "Analog to Digital Converter" on page 230.
	4.	Updated "Electrical Characteristics" on page 325.
Changes from Rev. 2490G-03/04 to	1.	Removed references to Analog Ground, IC1/IC3 changed to ICP1/ICP3, Input Capture Trigger changed to Input Capture Pin.
Rev. 2490H-10/04	2.	Updated "ATmega103 and ATmega64 Compatibility" on page 4.
	3.	Updated "External Memory Interface" on page 27
	4.	Updated "XDIV – XTAL Divide Control Register" to "Clock Sources" on page 38.
	5.	Updated code example in "WDTCR – Watchdog Timer Control Register" on page 57.
	6.	Added section "Unconnected Pins" on page 70.
	7.	Updated Table 19 on page 52, Table 20 on page 56, Table 95 on page 236, and Table 60 on page 135.
	8.	Updated Figure 116 on page 239.
	9.	Updated "Version" on page 255.
	10.	Updated "DC Characteristics" on page 325.
	11.	Updated "Typical Characteristics" on page 340.
	12.	Updated features in "Analog to Digital Converter" on page 230 and Table 136 on page 333.

13. Updated "Ordering Information" on page 376.



Changes from Rev. 2490F-12/03 to Rev. 2490G-03/04	1.	Updated "Errata" on page 379.
Changes from Rev. 2490E-09/03 to Rev. 2490F-12/03	1.	Updated "Calibrated Internal RC Oscillator" on page 43.
Changes from Rev.	1.	Updated note in "XDIV – XTAL Divide Control Register" on page 39.
2490D-02/03 to Rev. 2490E-09/03	2.	Updated "JTAG Interface and On-chip Debug System" on page 50.
	3.	Updated "TAP – Test Access Port" on page 248 regarding JTAGEN.
	4.	Updated description for the JTD bit on page 258.
	5.	Added a note regarding JTAGEN fuse to Table 118 on page 292.
	6.	Updated R <sub>PU</sub> values in "DC Characteristics" on page 325.
	7.	Updated "ADC Characteristics" on page 332.
	8.	Added a proposal for solving problems regarding the JTAG instruction IDCODE in "Errata" on page 379.
Changes from Rev. 2490C-09/02 to	1.	Added reference to Table 124 on page 296 from both SPI Serial Programming and Self Programming to inform about the Flash page size.
Rev. 2490D-02/03	2.	Added Chip Erase as a first step under "Programming the Flash" on page 322 and "Programming the EEPROM" on page 323.
	3.	Corrected OCn waveforms in Figure 52 on page 126.
	4.	Various minor Timer1 corrections.
	5.	Improved the description in "Phase Correct PWM Mode" on page 101 and on page 153.
	6.	Various minor TWI corrections.
	7.	Added note under "Filling the Temporary Buffer (Page Loading)" about writing to the EEPROM during an SPM page load.
	8.	Removed ADHSM completely.
	9.	Added note about masking out unused bits when reading the Program Counter in "Stack Pointer" on page 14.
	10	. Added section "EEPROM Write During Power-down Sleep Mode" on page 25.

11. Changed  $V_{HYST}$  value to 120 in Table 19 on page 52.



- 12. Added information about conversion time for Differential mode with Auto Triggering on page 234.
- 13. Added t<sub>WD FUSE</sub> in Table 128 on page 308.
- 14. Updated "Packaging Information" on page 377.

Changes from Rev. 1. Changed the Endurance on the Flash to 10,000 Write/Erase Cycles. 2490B-09/02 to Rev. 2490C-09/02

Changes from Rev. 1. Added 64-pad QFN/MLF Package and updated "Ordering Information" on page 376. 2490A-10/01 to

Rev. 2490B-09/02

- 2. Added the section "Using all Locations of External Memory Smaller than 64 Kbytes" on page 35.
- 3. Added the section "Default Clock Source" on page 39.
- 4. Renamed SPMCR to SPMCSR in entire document.
- 5. Added Some Preliminary Test Limits and Characterization Data

Removed some of the TBD's and corrected data in the following tables and pages:

Table 2 on page 24, Table 7 on page 38, Table 9 on page 41, Table 10 on page 41, Table 12 on page 42, Table 14 on page 43, Table 16 on page 44, Table 19 on page 52, Table 20 on page 56, Table 22 on page 58, "DC Characteristics" on page 325, Table 131 on page 327, Table 134 on page 330, Table 136 on page 333, and Table 137 - Table 144.

- 6. Removed Alternative Algorithm for Leaving JTAG Programming Mode. See "Leaving Programming Mode" on page 321.
- 7. Improved description on how to do a polarity check of the ADC diff results in "ADC Conversion Result" on page 242.
- 8. Updated Programming Figures:

Figure 138 on page 294 and Figure 147 on page 306 are updated to also reflect that AVCC must be connected during Programming mode. Figure 142 on page 301 added to illustrate how to program the fuses.

- 9. Added a note regarding usage of the "PROG\_PAGELOAD (0x6)" and "PROG\_PAGEREAD (0x7)" instructions on page 313.
- 10. Updated "TWI Two-wire Serial Interface" on page 198.

More details regarding use of the TWI Power-down operation and using the TWI as master with low TWBRR values are added into the data sheet. Added the note at the end of the "Bit Rate Generator Unit" on page 204. Added the description at the end of "Address Match Unit" on page 205.

11. Updated Description of OSCCAL Calibration Byte.

In the data sheet, it was not explained how to take advantage of the calibration bytes for 2, 4, and 8 MHz Oscillator selections. This is now added in the following sections:



Improved description of "OSCCAL – Oscillator Calibration Register(1)" on page 43 and "Calibration Byte" on page 293.

- 12. When using external clock there are some limitations regards to change of frequency. This is descried in "External Clock" on page 44 and Table 131 on page 327.
- 13. Added a sub section regarding OCD-system and power consumption in the section "Minimizing Power Consumption" on page 49.
- 14. Corrected typo (WGM-bit setting) for:
  - "Fast PWM Mode" on page 99 (Timer/Counter0).
  - "Phase Correct PWM Mode" on page 101 (Timer/Counter0).
  - "Fast PWM Mode" on page 152 (Timer/Counter2).
  - "Phase Correct PWM Mode" on page 153 (Timer/Counter2).
- 15. Corrected Table 81 on page 192 (USART).
- 16. Corrected Table 102 on page 262 (Boundary-Scan)



## Table of Contents

## Features 1

## **Pin Configuration 2**

Disclaimer 2

## **Overview 3**

Block Diagram 3 ATmega103 and ATmega64 Compatibility 4 Pin Descriptions 5

## **Resources 8**

## Data Retention 8

## About Code Examples 9

## AVR CPU Core 10

Introduction 10 Architectural Overview 10 ALU – Arithmetic Logic Unit 11 Status Register 12 General Purpose Register File 13 Stack Pointer 14 Instruction Execution Timing 14 Reset and Interrupt Handling 15

## **AVR Memories 18**

In-System Reprogrammable Flash Program Memory 18 SRAM Data Memory 19 EEPROM Data Memory 21 I/O Memory 26 External Memory Interface 27 XMEM Register Description 32

## System Clock and Clock Options 37

Clock Systems and their Distribution 37 Clock Sources 38 Default Clock Source 39 Crystal Oscillator 39 Low-frequency Crystal Oscillator 41 External RC Oscillator 42 Calibrated Internal RC Oscillator 43 External Clock 44 Timer/Counter Oscillator 45

## Power Management and Sleep Modes 46



Idle Mode 47 ADC Noise Reduction Mode 47 Power-down Mode 47 Power-save Mode 47 Standby Mode 48 Extended Standby Mode 48 Minimizing Power Consumption 49

## System Control and Reset 51

Internal Voltage Reference 56 Watchdog Timer 56 Timed Sequences for Changing the Configuration of the Watchdog Timer 60

## Interrupts 61

Interrupt Vectors in ATmega64 61

## I/O Ports 66

Introduction 66 Ports as General Digital I/O 66 Alternate Port Functions 71 Register Description for I/O Ports 87

## **External Interrupts 90**

### 8-bit Timer/Counter0 with PWM and Asynchronous Operation 93

Overview 93 Timer/Counter Clock Sources 94 Counter Unit 95 Output Compare Unit 95 Compare Match Output Unit 97 Modes of Operation 98 Timer/Counter Timing Diagrams 102 8-bit Timer/Counter Register Description 104 Asynchronous Operation of the Timer/Counter 107 Timer/Counter Prescaler 110

## 16-bit Timer/Counter (Timer/Counter1 and Timer/Counter3) 112

Overview 112 Accessing 16-bit Registers 115 Timer/Counter Clock Sources 117 Counter Unit 117 Input Capture Unit 119 Output Compare Units 121 Compare Match Output Unit 122 Modes of Operation 124 Timer/Counter Timing Diagrams 131



16-bit Timer/Counter Register Description 132

### Timer/Counter3, Timer/Counter2 and Timer/Counter1 Prescalers 144

## 8-bit Timer/Counter2 with PWM 146

Overview 146 Timer/Counter Clock Sources 147 Counter Unit 148 Output Compare Unit 148 Compare Match Output Unit 150 Modes of Operation 151 Timer/Counter Timing Diagrams 155 8-bit Timer/Counter Register Description 157

### Output Compare Modulator (OCM1C2) 161

Overview 161 Description 161

### SPI – Serial Peripheral Interface 163

SS Pin Functionality 167 Data Modes 170

### **USART 171**

Overview 171 Clock Generation 172 Frame Formats 175 USART Initialization 176 Data Transmission – The USART Transmitter 178 Data Reception – The USART Receiver 181 Asynchronous Data Reception 184 Multi-processor Communication Mode 187 USART Register Description 188 Examples of Baud Rate Setting 193

### TWI – Two-wire Serial Interface 198

Features 198 Two-wire Serial Interface Bus Definition 198 Data Transfer and Frame Format 199 Multi-master Bus Systems, Arbitration and Synchronization 202 Overview of the TWI Module 204 TWI Register Description 206 Using the TWI 209 Transmission Modes 212 Multi-master Systems and Arbitration 225

## Analog Comparator 227



Analog Comparator Multiplexed Input 229

#### Analog to Digital Converter 230

Features 230 Operation 231 Starting a Conversion 232 Prescaling and Conversion Timing 233 Changing Channel or Reference Selection 236 ADC Noise Canceler 237 ADC Conversion Result 242

### JTAG Interface and On-chip Debug System 248

Features 248 Overview 248 TAP – Test Access Port 248 TAP Controller 250 Using the Boundary -scan Chain 251 Using the On-chip Debug system 251 On-chip Debug Specific JTAG Instructions 252 On-chip Debug Related Register in I/O Memory 253 Using the JTAG Programming Capabilities 253 Bibliography 253

### IEEE 1149.1 (JTAG) Boundary-scan 254

Features 254 System Overview 254 Data Registers 254 Boundary-scan Specific JTAG Instructions 256 Boundary-scan Related Register in I/O Memory 258 Boundary-scan Chain 258 ATmega64 Boundary-scan Order 270 Boundary-scan Description Language Files 276

### Boot Loader Support – Read-While-Write Self-programming 277

Features 277 Application and Boot Loader Flash Sections 277 Read-While-Write and No Read-While-Write Flash Sections 277 Boot Loader Lock Bits 279 Entering the Boot Loader Program 281 Addressing the Flash During Self-programming 283 Self-programming the Flash 284

#### Memory Programming 290

Program and Data Memory Lock Bits 290 Fuse Bits 291 Signature Bytes 293



Calibration Byte 293 Parallel Programming Parameters, Pin Mapping, and Commands 293 Parallel Programming 297 Serial Downloading 305 SPI Serial Programming Pin Mapping 306 Programming Via the JTAG Interface 311

### **Electrical Characteristics 325**

Absolute Maximum Ratings\* 325 DC Characteristics 325 External Clock Drive Waveforms 327 External Clock Drive 327 Two-wire Serial Interface Characteristics 328 SPI Timing Characteristics 330 ADC Characteristics 332 External Data Memory Timing 335

### **Typical Characteristics 340**

#### **Register Summary 370**

### Instruction Set Summary 373

### Ordering Information 376

#### Packaging Information 377

64A 377 64M1 378

#### Errata 379

ATmega64, rev. A to C, E 379

### Datasheet Revision History 381

Changes from Rev. 2490P-07/09 to Rev. 2490Q-07/10 381 Changes from Rev. 2490O-08/08 to Rev. 2490P-07/09 381 Changes from Rev. 2490N-05/08 to Rev. 2490O-08/08 381 Changes from Rev. 2490N-08/07 to Rev. 2490N-05/08 381 Changes from Rev. 2490L-10/06 to Rev. 2490M-08/07 381 Changes from Rev. 2490K-04/06 to Rev. 2490L-10/06 381 Changes from Rev. 2490J-03/05 to Rev. 2490L-10/06 381 Changes from Rev. 2490J-03/05 to Rev. 2490K-04/06 381 Changes from Rev. 2490I-10/04 to Rev. 2490J-03/05 382 Changes from Rev. 2490H-10/04 to Rev. 2490I-11/04 382 Changes from Rev. 2490G-03/04 to Rev. 2490H-10/04 383 Changes from Rev. 2490F-12/03 to Rev. 2490F-12/03 383 Changes from Rev. 2490D-02/03 to Rev. 2490E-09/03 383



Changes from Rev. 2490C-09/02 to Rev. 2490D-02/03 383 Changes from Rev. 2490B-09/02 to Rev. 2490C-09/02 384 Changes from Rev. 2490A-10/01 to Rev. 2490B-09/02 384

Table of Contents i





#### Headquarters

*Atmel Corporation* 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site www.atmel.com Technical Support avr@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, Atmel logo and combinations thereof, AVR<sup>®</sup> and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.