## Features

- High-performance, Low-power Atmel®AVR® 8-bit Microcontroller
- Advanced RISC Architecture
  - 131 Powerful Instructions Most Single-clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 16MIPS Throughput at 16MHz
  - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
  - 16KBytes of In-System Self-programmable Flash program memory
  - 512Bytes EEPROM
  - 1KByte Internal SRAM
  - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
  - Data retention: 20 years at 85°C/100 years at 25°C(1)
  - Optional Boot Code Section with Independent Lock Bits
     In-System Programming by On-chip Boot Program
    - True Read-While-Write Operation
  - Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
  - Boundary-scan Capabilities According to the JTAG Standard
  - Extensive On-chip Debug Support
  - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
  - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Four PWM Channels
  - 8-channel, 10-bit ADC
    - 8 Single-ended Channels
    - 7 Differential Channels in TQFP Package Only
    - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
  - Byte-oriented Two-wire Serial Interface
  - Programmable Serial USART
  - Master/Slave SPI Serial Interface
  - Programmable Watchdog Timer with Separate On-chip Oscillator
  - On-chip Analog Comparator
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated RC Oscillator
  - External and Internal Interrupt Sources
  - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
  - 32 Programmable I/O Lines
  - 40-pin PDIP, 44-lead TQFP, and 44-pad QFN/MLF
- Operating Voltages
  - 2.7 5.5V for ATmega16A
- Speed Grades
- 0 16MHz
- Power Consumption @ 1MHz, 3V, and 25°C
  - Active: 0.6mA
  - Idle Mode: 0.2mA
  - Power-down Mode: < 1µA</p>



8-bit **AVR**<sup>®</sup> Microcontroller with 16K Bytes In-System Programmable Flash

# ATmega16A

# Summary




8154CS-AVR-01/11



## 1. Pin Configurations

| Figure 1-1. | Pinout ATmega16A          |
|-------------|---------------------------|
|             | i intodici (introgario) ( |


|  | PDIP  |  |  |
|--|---|--|--|
| (XCK/T0) PB0 [<br>(T1) PB1 [<br>(INT2/AIN0) PB2 [<br>(OC0/AIN1) PB3 [<br>(SS) PB4 [<br>(MOSI) PB5 [<br>(MISO) PB6 [<br>(SCK) PB7 [<br>RESET [<br>VCC [<br>GND [<br>XTAL2 [<br>XTAL1 [<br>(RXD) PD0 [<br>(INT0) PD2 [<br>(INT1) PD3 [<br>(OC1B) PD4 [<br>(ICP1) PD6 [ | 1<br>2<br>3<br>4<br>5<br>6<br>7<br>8<br>9<br>10<br>11<br>12<br>13<br>14<br>15<br>16<br>17<br>18<br>19<br>20 | 40<br>39<br>38<br>37<br>36<br>35<br>34<br>33<br>31<br>30<br>29<br>28<br>27<br>26<br>24<br>23<br>22<br>21 | PA0 (ADC0)<br>PA1 (ADC1)<br>PA2 (ADC2)<br>PA3 (ADC3)<br>PA4 (ADC4)<br>PA5 (ADC5)<br>PA6 (ADC6)<br>PA7 (ADC7)<br>AREF<br>GND<br>AVCC<br>PC7 (TOSC2)<br>PC6 (TOSC1)<br>PC5 (TDI)<br>PC4 (TDO)<br>PC3 (TMS)<br>PC2 (TCK)<br>PC1 (SDA)<br>PC0 (SCL)<br>PD7 (OC2) |
| L  |   |  |  |




## 2. Overview

The Atmel®AVR®ATmega16A is a low-power CMOS 8-bit microcontroller based on the Atmel®AVR® enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega16A achieves throughputs approaching 1MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

## 2.1 Block Diagram









The Atmel<sup>®</sup>AVR<sup>®</sup> core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The Atmel®AVR®ATmega16A provides the following features: 16Kbytes of In-System Programmable Flash Program memory with Read-While-Write capabilities; 512bytes EEPROM; 1Kbyte SRAM; 32 general purpose I/O lines; 32 general purpose working registers; a JTAG interface for Boundary-scan; On-chip Debugging support and programming; three flexible Timer/Counters with compare modes; Internal and External Interrupts; a serial programmable USART; a byte oriented Two-wire Serial Interface, an 8-channel; 10-bit ADC with optional differential input stage with programmable gain (TQFP package only); a programmable Watchdog Timer with Internal Oscillator; an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the USART; Two-wire interface; A/D Converter; SRAM; Timer/Counters; SPI port; and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next External Interrupt or Hardware Reset. In Power-save mode, the Asynchronous Timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The Onchip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega16A is a powerful microcontroller that provides a highly-flexible and costeffective solution to many embedded control applications.

The Atmel<sup>®</sup>AVR<sup>®</sup>ATmega16A is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

## 2.2 Pin Descriptions

## 2.2.1 VCC

Digital supply voltage.

## 2.2.2 GND

Ground.

## 2.2.3 Port A (PA7:PA0)

Port A serves as the analog inputs to the A/D Converter.

Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

### 2.2.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the Atmel<sup>®</sup>AVR<sup>®</sup>ATmega16A as listed on page 57.

#### 2.2.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs.

Port C also serves the functions of the JTAG interface and other special features of the ATmega16A as listed on page 60.

#### 2.2.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega16A as listed on page 62.





| 2.2.7  | RESET   |  |
|--------|---------|--|
|        |         | Reset Input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 27-2 on page 296. Shorter pulses are not guaranteed to generate a reset. |
| 2.2.8  | XTAL1   |  |
|        |         | Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.   |
| 2.2.9  | XTAL2   |  |
|        |         | Output from the inverting Oscillator amplifier.  |
| 2.2.10 | AVCC    |  |
|        |         | AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to $V_{CC}$ through a low-pass filter.                            |
| 2.2.11 | AREF    |  |
|        |         | AREF is the analog reference pin for the A/D Converter.  |
| 3. Re  | sources |  |
|        |         | A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.   |

## 4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

# 5. Register Summary

| Address                                   | Name            | Bit 7                        | Bit 6                     | Bit 5             | Bit 4     | Bit 3        | Bit 2        | Bit 1         | Bit 0          | Page              |
|---|-----------------|------------------------------|---------------------------|-------------------|-----------|--------------|--------------|---------------|----------------|-------------------|
| \$3F (\$5F)                               | SREG            | 1                            | т                         | Н                 | S         | V            | N            | Z             | С              | 9                 |
| \$3E (\$5E)                               | SPH             | -                            | -                         | -                 | _         | -            | SP10         | SP9           | SP8            | 12                |
| \$3D (\$5D)                               | SPL             | SP7                          | SP6                       | SP5               | SP4       | SP3          | SP2          | SP1           | SP0            | 12                |
| \$3C (\$5C)                               | OCR0            | Timer/Counter                | r0 Output Compar          | e Register        |           |              |              | •             |                | 85                |
| \$3B (\$5B)                               | GICR            | INT1                         | INT0                      | INT2              | -         | -            | -            | IVSEL         | IVCE           | 47, 69            |
| \$3A (\$5A)                               | GIFR            | INTF1                        | INTF0                     | INTF2             | -         | -            | -            | -             | -              | 69                |
| \$39 (\$59)                               | TIMSK           | OCIE2                        | TOIE2                     | TICIE1            | OCIE1A    | OCIE1B       | TOIE1        | OCIE0         | TOIE0          | 85, 115, 134      |
| \$38 (\$58)                               | TIFR            | OCF2                         | TOV2                      | ICF1              | OCF1A     | OCF1B        | TOV1         | OCF0          | TOV0           | 85, 115, 134      |
| \$37 (\$57)                               | SPMCR           | SPMIE                        | RWWSB                     | -                 | RWWSRE    | BLBSET       | PGWRT        | PGERS         | SPMEN          | 255               |
| \$36 (\$56)                               | TWCR            | TWINT                        | TWEA                      | TWSTA             | TWSTO     | TWWC         | TWEN         | -             | TWIE           | 200               |
| \$35 (\$55)                               | MCUCR           | SM2                          | SE                        | SM1               | SM0       | ISC11        | ISC10        | ISC01         | ISC00          | 36, 67            |
| \$34 (\$54)                               | MCUCSR          | JTD<br>FOC0                  | ISC2<br>WGM00             | COM01             | JTRF      | WDRF         | BORF         | EXTRF         | PORF           | 41, 68, 249       |
| \$33 (\$53)                               | TCCR0<br>TCNT0  | Timer/Counter                |                           | COMUT             | COM00     | WGM01        | CS02         | CS01          | CS00           | 82<br>84          |
| \$32 (\$52)                               | OSCCAL          |                              | bration Register          |                   |           |              |              |               |                | 31                |
| \$31 <sup>(1)</sup> (\$51) <sup>(1)</sup> | OCDR            | On-Chip Debu                 |                           |                   |           |              |              |               |                | 231               |
| \$30 (\$50)                               | SFIOR           | ADTS2                        | ADTS1                     | ADTS0             | _         | ACME         | PUD          | PSR2          | PSR10          | 65,87,134,205,225 |
| \$2F (\$4F)                               | TCCR1A          | COM1A1                       | COM1A0                    | COM1B1            | COM1B0    | FOC1A        | FOC1B        | WGM11         | WGM10          | 109               |
| \$2E (\$4E)                               | TCCR1B          | ICNC1                        | ICES1                     | -                 | WGM13     | WGM12        | CS12         | CS11          | CS10           | 112               |
| \$2D (\$4D)                               | TCNT1H          |                              | r1 – Counter Regi         | ster High Byte    |           |              |              |               |                | 113               |
| \$2C (\$4C)                               | TCNT1L          |                              | r1 – Counter Regi         | * /               |           |              |              |               |                | 113               |
| \$2B (\$4B)                               | OCR1AH          |                              | r1 – Output Comp          |                   | gh Byte   |              |              |               |                | 114               |
| \$2A (\$4A)                               | OCR1AL          | Timer/Counter                | r1 – Output Comp          | are Register A Lo | w Byte    |              |              |               |                | 114               |
| \$29 (\$49)                               | OCR1BH          |                              | r1 – Output Comp          | 0                 | <b>,</b>  |              |              |               |                | 114               |
| \$28 (\$48)                               | OCR1BL          | Timer/Counter                | r1 – Output Comp          | are Register B Lo | w Byte    |              |              |               |                | 114               |
| \$27 (\$47)                               | ICR1H           | Timer/Counter                | r1 – Input Capture        | Register High By  | /te       |              |              |               |                | 114               |
| \$26 (\$46)                               | ICR1L           | Timer/Counter                | 1 – Input Capture         | Register Low By   | te        | •            |              |               |                | 114               |
| \$25 (\$45)                               | TCCR2           | FOC2                         | WGM20                     | COM21             | COM20     | WGM21        | CS22         | CS21          | CS20           | 130               |
| \$24 (\$44)                               | TCNT2           | Timer/Counter                |                           |                   |           |              |              |               |                | 133               |
| \$23 (\$43)                               | OCR2            |                              | r2 Output Compar          | e Register        |           |              |              |               |                | 133               |
| \$22 (\$42)                               | ASSR            | -                            | -                         | -                 | -         | AS2          | TCN2UB       | OCR2UB        | TCR2UB         | 133               |
| \$21 (\$41)                               | WDTCR           | -                            | -                         | -                 | WDTOE     | WDE          | WDP2         | WDP1          | WDP0           | 42                |
| \$20 <sup>(2)</sup> (\$40) <sup>(2)</sup> | UBRRH           | URSEL                        | -                         | -                 | -         | 11000        | 1            | R[11:8]       | LIODOL         | 170               |
| \$1F (\$3F)                               | UCSRC<br>EEARH  | URSEL                        | UMSEL                     | UPM1<br>-         | UPM0<br>- | USBS<br>-    | UCSZ1        | UCSZ0         | UCPOL<br>EEAR8 | 169<br>19         |
| \$1F (\$3F)<br>\$1E (\$3E)                | EEARL           | EEPROM Add                   | Iress Register Lov        |                   | -         | -            | -            | _             | EEARo          | 19                |
| \$1D (\$3D)                               | EEDR            | EEPROM Data                  |                           | v Dyte            |           |              |              |               |                | 20                |
| \$1C (\$3C)                               | EECR            | -                            | _                         | _                 | _         | EERIE        | EEMWE        | EEWE          | EERE           | 20                |
| \$1B (\$3B)                               | PORTA           | PORTA7                       | PORTA6                    | PORTA5            | PORTA4    | PORTA3       | PORTA2       | PORTA1        | PORTA0         | 65                |
| \$1A (\$3A)                               | DDRA            | DDA7                         | DDA6                      | DDA5              | DDA4      | DDA3         | DDA2         | DDA1          | DDA0           | 65                |
| \$19 (\$39)                               | PINA            | PINA7                        | PINA6                     | PINA5             | PINA4     | PINA3        | PINA2        | PINA1         | PINA0          | 65                |
| \$18 (\$38)                               | PORTB           | PORTB7                       | PORTB6                    | PORTB5            | PORTB4    | PORTB3       | PORTB2       | PORTB1        | PORTB0         | 65                |
| \$17 (\$37)                               | DDRB            | DDB7                         | DDB6                      | DDB5              | DDB4      | DDB3         | DDB2         | DDB1          | DDB0           | 65                |
| \$16 (\$36)                               | PINB            | PINB7                        | PINB6                     | PINB5             | PINB4     | PINB3        | PINB2        | PINB1         | PINB0          | 66                |
| \$15 (\$35)                               | PORTC           | PORTC7                       | PORTC6                    | PORTC5            | PORTC4    | PORTC3       | PORTC2       | PORTC1        | PORTC0         | 66                |
| \$14 (\$34)                               | DDRC            | DDC7                         | DDC6                      | DDC5              | DDC4      | DDC3         | DDC2         | DDC1          | DDC0           | 66                |
| \$13 (\$33)                               | PINC            | PINC7                        | PINC6                     | PINC5             | PINC4     | PINC3        | PINC2        | PINC1         | PINC0          | 66                |
| \$12 (\$32)                               | PORTD           | PORTD7                       | PORTD6                    | PORTD5            | PORTD4    | PORTD3       | PORTD2       | PORTD1        | PORTD0         | 66                |
| \$11 (\$31)                               | DDRD            | DDD7                         | DDD6                      | DDD5              | DDD4      | DDD3         | DDD2         | DDD1          | DDD0           | 66                |
| \$10 (\$30)                               | PIND            | PIND7                        | PIND6                     | PIND5             | PIND4     | PIND3        | PIND2        | PIND1         | PIND0          | 66                |
| \$0F (\$2F)                               | SPDR            | SPI Data Reg                 |                           |                   |           |              |              |               |                | 145               |
| \$0E (\$2E)                               | SPSR            | SPIF                         | WCOL                      | -                 | -         | -            | -            | -             | SPI2X          | 144               |
| \$0D (\$2D)                               | SPCR            | SPIE                         | SPE                       | DORD              | MSTR      | CPOL         | CPHA         | SPR1          | SPR0           | 143               |
| \$0C (\$2C)                               | UDR             | USART I/O D                  | 1                         | LIDDE             |           | DCD          | 55           | 1101          | MEGH           | 166               |
| \$0B (\$2B)                               | UCSRA           | RXC                          | TXC                       | UDRE              | FE        | DOR          | PE           | U2X           | MPCM           | 167               |
| \$0A (\$2A)                               | UCSRB           | RXCIE                        | TXCIE<br>Pate Register Lo | UDRIE<br>W Byte   | RXEN      | TXEN         | UCSZ2        | RXB8          | TXB8           | 168               |
| \$09 (\$29)<br>\$08 (\$28)                | UBRRL<br>ACSR   |                              | Rate Register Lo          |                   | ACI       |              |              |               | 10160          | 170<br>205        |
| \$08 (\$28)                               |                 | ACD<br>REFS1                 | ACBG<br>REFS0             | ACO<br>ADLAR      | MUX4      | ACIE<br>MUX3 | ACIC<br>MUX2 | ACIS1<br>MUX1 | ACIS0<br>MUX0  | 205               |
| \$07 (¢27)                                |                 | ILEF 31                      |                           |                   |           |              |              | ADPS1         | ADPS0          | 223               |
| \$07 (\$27)<br>\$06 (\$26)                | ADMUX<br>ADCSRA |                              |                           |                   |           |              |              |               |                |                   |
| \$06 (\$26)                               | ADCSRA          | ADEN<br>ADC Data Rec         | ADSC                      | ADATE             | ADIF      | ADIE         | ADPS2        | ADF31         | ADF 30         |                   |
| \$06 (\$26)<br>\$05 (\$25)                | ADCSRA<br>ADCH  | ADC Data Reg                 | gister High Byte          | ADATE             | ADIF      | ADIE         | ADP32        | ADF31         | ADF 30         | 224               |
| \$06 (\$26)                               | ADCSRA          | ADC Data Reg<br>ADC Data Reg |                           |                   | ADIF      | ADIE         | ADP32        | ADF31         | ADF30          |                   |





| Address  | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|--|------|-------|-------|-------|-------|-------|-------|-------|-------|------|
| \$01 (\$21)  | TWSR | TWS7  | TWS6  | TWS5  | TWS4  | TWS3  | -     | TWPS1 | TWPS0 | 202  |
| \$00 (\$20) TWBR Two-wire Serial Interface Bit Rate Register |      |       |       |       |       |       | 200   |       |       |      |

Notes: 1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.

2. Refer to the USART description for details on how to access UBRRH and UCSRC.

3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

# 6. Instruction Set Summary

| Mnemonics      | Operands          | Description   | Operation  | Flags              | #Clocks |
|----------------|-------------------|---|--|--------------------|---------|
| ARITHMETIC AND | LOGIC INSTRUCTION | S   |  |                    |         |
| ADD            | Rd, Rr            | Add two Registers   | $Rd \leftarrow Rd + Rr$  | Z,C,N,V,H          | 1       |
| ADC            | Rd, Rr            | Add with Carry two Registers                                      | $Rd \leftarrow Rd + Rr + C$  | Z,C,N,V,H          | 1       |
| ADIW           | Rdl,K             | Add Immediate to Word   | $Rdh:Rdl \leftarrow Rdh:Rdl + K$   | Z,C,N,V,S          | 2       |
| SUB            | Rd, Rr            | Subtract two Registers  | $Rd \leftarrow Rd - Rr$  | Z,C,N,V,H          | 1       |
| SUBI           | Rd, K             | Subtract Constant from Register                                   | $Rd \leftarrow Rd - K$   | Z,C,N,V,H          | 1       |
| SBC            | Rd, Rr            | Subtract with Carry two Registers                                 | $Rd \leftarrow Rd - Rr - C$  | Z,C,N,V,H          | 1       |
| SBCI           | Rd, K             | Subtract with Carry Constant from Reg.                            | $Rd \leftarrow Rd - K - C$   | Z,C,N,V,H          | 1       |
| SBIW           | Rdl,K             | Subtract Immediate from Word                                      | Rdh:Rdl ← Rdh:Rdl - K  | Z,C,N,V,S          | 2       |
| AND            | Rd, Rr            | Logical AND Registers   | $Rd \leftarrow Rd \bullet Rr$  | Z,N,V              | 1       |
| ANDI           | Rd, K             | Logical AND Register and Constant                                 | $Rd \leftarrow Rd \bullet K$   | Z,N,V              | 1       |
| OR             | Rd, Rr            | Logical OR Registers  | $Rd \leftarrow Rd v Rr$  | Z,N,V              | 1       |
| ORI            | Rd, K             | Logical OR Register and Constant                                  | $Rd \leftarrow Rd \lor K$  | Z,N,V              | 1       |
| EOR            | Rd, Rr            | Exclusive OR Registers  | $Rd \leftarrow Rd \oplus Rr$   | Z,N,V              | 1       |
| COM            | Rd                | One's Complement  | Rd ← \$FF – Rd   | Z,C,N,V            | 1       |
| NEG            | Rd                | Two's Complement  | Rd ← \$00 - Rd   | Z,C,N,V,H          | 1       |
| SBR            | Rd,K              | Set Bit(s) in Register  | $Rd \leftarrow Rd \vee K$  | Z,N,V              | 1       |
| CBR            | Rd,K              | Clear Bit(s) in Register  | $Rd \leftarrow Rd \bullet (\$FF - K)$  | Z,N,V              | 1       |
| INC            | Rd                | Increment   | $Rd \leftarrow Rd + 1$   | Z,N,V              | 1       |
| DEC            | Rd                | Decrement   | $Rd \leftarrow Rd - 1$   | Z,N,V              | 1       |
| TST            | Rd                | Test for Zero or Minus  | $Rd \leftarrow Rd \bullet Rd$  | Z,N,V              | 1       |
| CLR            | Rd                | Clear Register  | $Rd \leftarrow Rd \oplus Rd$   | Z,N,V              | 1       |
| SER            | Rd                | Set Register  | Rd ← \$FF  | None               | 1       |
| MUL            | Rd, Rr            | Multiply Unsigned   | $R1:R0 \leftarrow Rd x Rr$   | Z,C                | 2       |
| MULS           | Rd, Rr            | Multiply Signed   | $R1:R0 \leftarrow Rd \times Rr$  | Z,C                | 2       |
| MULSU          | Rd, Rr            | Multiply Signed with Unsigned                                     | $R1:R0 \leftarrow Rd \times Rr$  | Z,C                | 2       |
| FMUL           | Rd, Rr            | Fractional Multiply Unsigned                                      | $R1:R0 \leftarrow (Rd x Rr) \le 1$   | Z,C                | 2       |
| FMULS          | Rd, Rr            | Fractional Multiply Signed  | $R1:R0 \leftarrow (Rd \times Rr) << 1$   | Z,C                | 2       |
| FMULSU         | Rd, Rr            | Fractional Multiply Signed with Unsigned                          | $R1:R0 \leftarrow (Rd \times Rr) << 1$   | Z,C                | 2       |
| BRANCH INSTRUC |                   |   |  | 2,0                | 2       |
| RJMP           | k                 | Relative Jump   | $PC \leftarrow PC + k + 1$   | None               | 2       |
| IJMP           |                   | Indirect Jump to (Z)  | PC ← Z   | None               | 2       |
| JMP            | k                 | Direct Jump   | $PC \leftarrow k$  | None               | 3       |
| RCALL          | k                 | Relative Subroutine Call  | $PC \leftarrow PC + k + 1$   | None               | 3       |
| ICALL          | ĸ                 | Indirect Call to (Z)  | $PC \leftarrow Z$  | None               | 3       |
| CALL           | k                 | Direct Subroutine Call  | $PC \leftarrow k$  | None               | 4       |
| RET            | ĸ                 | Subroutine Return   | PC ← STACK   | None               | 4       |
| RETI           |                   | Interrupt Return  | PC ← STACK   | I                  | 4       |
| CPSE           | Rd,Rr             | Compare, Skip if Equal  | if (Rd = Rr) PC $\leftarrow$ PC + 2 or 3   | None               | 1/2/3   |
| CP             | Rd,Rr             | Compare   | Rd – Rr  | Z, N,V,C,H         | 1       |
| CPC            | Rd,Rr             | Compare with Carry  | Rd – Rr – C  | Z, N,V,C,H         | 1       |
| CPI            | Rd,K              |   | Rd – K   | Z, N,V,C,H         | 1       |
| SBRC           | Ru,K<br>Rr, b     | Compare Register with Immediate Skip if Bit in Register Cleared   | if (Rr(b)=0) PC $\leftarrow$ PC + 2 or 3   | Z, N,V,C,H<br>None | 1/2/3   |
| SBRC           | Rr, b             | Skip if Bit in Register Cleared<br>Skip if Bit in Register is Set | if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$<br>if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$ | None               | 1/2/3   |
| SBIC           | P, b              |   | if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$<br>if $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$   |                    |         |
|                |                   | Skip if Bit in I/O Register Cleared                               |  | None               | 1/2/3   |
| SBIS           | P, b              | Skip if Bit in I/O Register is Set                                | if (P(b)=1) PC $\leftarrow$ PC + 2 or 3<br>if (SPEC(a) = 1) then PC $\leftarrow$ PC+k + 1              | None               | 1/2/3   |
| BRBS           | s, k              | Branch if Status Flag Set   | if (SREG(s) = 1) then $PC \leftarrow PC+k + 1$   | None               | 1/2     |
| BRBC           | s, k              | Branch if Status Flag Cleared                                     | if (SREG(s) = 0) then $PC \leftarrow PC+k+1$   | None               | 1/2     |
| BREQ           | k                 | Branch if Equal   | if $(Z = 1)$ then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRNE           | k                 | Branch if Not Equal   | if $(Z = 0)$ then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRCS           | k                 | Branch if Carry Set   | if (C = 1) then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRCC           | k                 | Branch if Carry Cleared   | if (C = 0) then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRSH           | k                 | Branch if Same or Higher  | if (C = 0) then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRLO           | k                 | Branch if Lower   | if (C = 1) then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRMI           | k                 | Branch if Minus   | if (N = 1) then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRPL           | k                 | Branch if Plus  | if (N = 0) then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRGE           | k                 | Branch if Greater or Equal, Signed                                | if (N $\oplus$ V= 0) then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRLT           | k                 | Branch if Less Than Zero, Signed                                  | if (N $\oplus$ V= 1) then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRHS           | k                 | Branch if Half Carry Flag Set                                     | if (H = 1) then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
|                | k                 | Branch if Half Carry Flag Cleared                                 | if (H = 0) then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRHC<br>BRTS   | k                 | Branch if T Flag Set  | if (T = 1) then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |





| Mnemonics        | Operands     | Description                           | Operation  | Flags              | #Clocks |
|------------------|--------------|---------------------------------------|--|--------------------|---------|
| BRTC             | k            | Branch if T Flag Cleared              | if $(T = 0)$ then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRVS             | k            | Branch if Overflow Flag is Set        | if (V = 1) then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRVC             | k            | Branch if Overflow Flag is Cleared    | if (V = 0) then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRIE             | k            | Branch if Interrupt Enabled           | if (I = 1) then PC $\leftarrow$ PC + k + 1   | None               | 1/2     |
| BRID             | k            | Branch if Interrupt Disabled          | if ( I = 0) then PC $\leftarrow$ PC + k + 1  | None               | 1/2     |
| DATA TRANSFER    | INSTRUCTIONS |                                       |  |                    |         |
| MOV              | Rd, Rr       | Move Between Registers                | Rd ← Rr  | None               | 1       |
| MOVW             | Rd, Rr       | Copy Register Word                    | $Rd+1:Rd \leftarrow Rr+1:Rr$   | None               | 1       |
| LDI              | Rd, K        | Load Immediate                        | Rd ← K   | None               | 1       |
| LD               | Rd, X        | Load Indirect                         | $Rd \leftarrow (X)$  | None               | 2       |
| LD               | Rd, X+       | Load Indirect and Post-Inc.           | $Rd \leftarrow (X), X \leftarrow X + 1$  | None               | 2       |
| LD               | Rd, - X      | Load Indirect and Pre-Dec.            | $X \leftarrow X - 1, Rd \leftarrow (X)$  | None               | 2       |
| LD               | Rd, Y        | Load Indirect                         | $Rd \leftarrow (Y)$  | None               | 2       |
| LD               | Rd, Y+       | Load Indirect and Post-Inc.           | $Rd \leftarrow (Y), Y \leftarrow Y + 1$  | None               | 2       |
| LD               | Rd, - Y      | Load Indirect and Pre-Dec.            | $Y \leftarrow Y - 1, Rd \leftarrow (Y)$  | None               | 2       |
| LDD              | Rd,Y+q       | Load Indirect with Displacement       | $Rd \leftarrow (Y + q)$  | None               | 2       |
| LD               | Rd, Z        | Load Indirect                         | $Rd \leftarrow (Z)$  | None               | 2       |
| LD               | Rd, Z+       | Load Indirect and Post-Inc.           | $Rd \leftarrow (Z), Z \leftarrow Z+1$  | None               | 2       |
| LD               | Rd, -Z       | Load Indirect and Pre-Dec.            | $Z \leftarrow Z - 1, Rd \leftarrow (Z)$  | None               | 2       |
| LDD              | Rd, Z+q      | Load Indirect with Displacement       | $Rd \leftarrow (Z + q)$  | None               | 2       |
| LDS              | Rd, k        | Load Direct from SRAM                 | $Rd \leftarrow (k)$  | None               | 2       |
| ST               | X, Rr        | Store Indirect                        | $(X) \leftarrow Rr$  | None               | 2       |
| ST               | X+, Rr       | Store Indirect and Post-Inc.          | $(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$   | None               | 2       |
| ST               | - X, Rr      | Store Indirect and Pre-Dec.           | $X \leftarrow X - 1, (X) \leftarrow Rr$  | None               | 2       |
| ST               | Y, Rr        | Store Indirect                        | $(Y) \leftarrow Rr$  | None               | 2       |
| ST               | Y+, Rr       | Store Indirect and Post-Inc.          | $(Y) \leftarrow Rr, Y \leftarrow Y + 1$  | None               | 2       |
| ST               | - Y, Rr      | Store Indirect and Pre-Dec.           | $Y \leftarrow Y - 1, (Y) \leftarrow Rr$  | None               | 2       |
| STD              | Y+q,Rr       | Store Indirect with Displacement      | $(Y + q) \leftarrow Rr$  | None               | 2       |
| ST               | Z, Rr        | Store Indirect                        | $(Z) \leftarrow Rr$  | None               | 2       |
| ST               | Z+, Rr       | Store Indirect and Post-Inc.          | $(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$   | None               | 2       |
| ST               | -Z, Rr       | Store Indirect and Pre-Dec.           | $Z \leftarrow Z - 1, (Z) \leftarrow Rr$  | None               | 2       |
| STD              | Z+q,Rr       | Store Indirect with Displacement      | $(Z + q) \leftarrow Rr$  | None               | 2       |
| STS              | k, Rr        | Store Direct to SRAM                  | $(k) \leftarrow Rr$  | None               | 2       |
| LPM              |              | Load Program Memory                   | $R0 \leftarrow (Z)$  | None               | 3       |
| LPM              | Rd, Z        | Load Program Memory                   | $Rd \leftarrow (Z)$  | None               | 3       |
| LPM              | Rd, Z+       | Load Program Memory and Post-Inc      | $Rd \leftarrow (Z), Z \leftarrow Z + 1$  | None               | 3       |
| SPM              |              | Store Program Memory                  | (Z) ← R1:R0  | None               | -       |
| IN               | Rd, P        | In Port                               | $Rd \leftarrow P$  | None               | 1       |
| OUT              | P, Rr        | Out Port                              | $P \leftarrow Rr$  | None               | 1       |
| PUSH             | Rr           | Push Register on Stack                |  | None               | 2       |
| POP              | Rd           | Pop Register from Stack               | $Rd \leftarrow STACK$  | None               | 2       |
| BIT AND BIT-TEST |              |                                       |  |                    |         |
| SBI              | P,b          | Set Bit in I/O Register               | I/O(P,b) ← 1   | None               | 2       |
| CBI              | P,b          | Clear Bit in I/O Register             | $I/O(P,b) \leftarrow 0$  | None               | 2       |
| LSL              | Rd           | Logical Shift Left                    | $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$   | Z,C,N,V            | 1       |
| LSR              | Rd           | Logical Shift Right                   | $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$   | Z,C,N,V            | 1       |
| ROL              | Rd           | Rotate Left Through Carry             | $\frac{Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)}{Rd(7)}$  | Z,C,N,V            | 1       |
| ROR              | Rd           | Rotate Right Through Carry            | $\frac{Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)}{Rd(n+1),C\leftarrow Rd(0)}$                                | Z,C,N,V            | 1       |
| ASR              | Rd           | Arithmetic Shift Right                | $Rd(n) \leftarrow Rd(n+1), n=0:6$  | Z,C,N,V            | 1       |
| SWAP             | Rd           | Swap Nibbles                          | $\frac{\text{Rd}(3:0)\leftarrow\text{Rd}(7:4),\text{Rd}(7:4)\leftarrow\text{Rd}(3:0)}{\text{Rd}(7:4)\leftarrow\text{Rd}(3:0)}$ | None               | 1       |
| BSET<br>BCLR     | s<br>s       | Flag Set<br>Flag Clear                | $SREG(s) \leftarrow 1$   | SREG(s)<br>SREG(s) | 1       |
|                  |              |                                       | $SREG(s) \leftarrow 0$   | . ,                |         |
| BST              | Rr, b        | Bit Store from Register to T          | $T \leftarrow Rr(b)$   | T                  | 1       |
| BLD              | Rd, b        | Bit load from T to Register           | $\frac{Rd(b) \leftarrow T}{C \leftarrow 1}$  | None<br>C          | 1       |
| SEC              | +            | Set Carry                             | C ← 1  | C                  |         |
| CLC              |              | Clear Carry<br>Set Negative Flag      | C ← 0<br>N ← 1   | N                  | 1       |
| SEN              |              | Set Negative Flag Clear Negative Flag |  | N                  | 1       |
| CLN<br>SE7       | +            |                                       | N ← 0  | Z                  | 1       |
| SEZ              | +            | Set Zero Flag                         | Z ← 1  | Z Z                |         |
| CLZ              | +            | Clear Zero Flag                       | Z ← 0  | <u>∠</u>           | 1       |
| SEI              |              | Global Interrupt Enable               |  |                    | 1       |
| CLI              |              | Global Interrupt Disable              |  | 1                  | 1       |
| SES              |              | Set Signed Test Flag                  | <u>S</u> ← 1   | S                  | 1       |
| CLS              | +            | Clear Signed Test Flag                | S ← 0  | S                  | 1       |
| SEV<br>CLV       | +            | Set Twos Complement Overflow.         | V ← 1  | V                  | 1       |
| ( 1 V            | 1            | Clear Twos Complement Overflow        | $V \leftarrow 0$   | V                  | 1 1     |

# ATmega16A

| Mnemonics   | Operands      | Description                   | Operation                                | Flags | #Clocks |
|-------------|---------------|-------------------------------|--|-------|---------|
| SET         | Set T in SREG |                               | T ← 1                                    | Т     | 1       |
| CLT         |               | Clear T in SREG               | T ← 0                                    | Т     | 1       |
| SEH         |               | Set Half Carry Flag in SREG   | H ← 1                                    | Н     | 1       |
| CLH         |               | Clear Half Carry Flag in SREG | H ← 0                                    | Н     | 1       |
| MCU CONTROL | INSTRUCTIONS  |                               |  |       |         |
| NOP         |               | No Operation                  |  | None  | 1       |
| SLEEP       |               | Sleep                         | (see specific descr. for Sleep function) | None  | 1       |
| WDR         |               | Watchdog Reset                | (see specific descr. for WDR/timer)      | None  | 1       |
| BREAK       |               | Break                         | For On-Chip Debug Only                   | None  | N/A     |





## 7. Ordering Information

| Speed (MHz) | Power Supply | Ordering Code <sup>(1)</sup>   | Package                            | Operation Range               |
|-------------|--------------|--|------------------------------------|-------------------------------|
| 16          | 2.7 - 5.5V   | ATmega16A-AU<br>ATmega16A-AUR <sup>(2)</sup><br>ATmega16A-PU<br>ATmega16A-MU<br>ATmega16A-MUR <sup>(2)</sup> | 44A<br>44A<br>40P6<br>44M1<br>44M1 | Industrial<br>(-40°C to 85°C) |


Notes: 1. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

2. Tape & Reel.

|             | Package Type  |
|-------------|---|
| 44 <b>A</b> | 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)                                     |
| 40P6        | 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)   |
| 44M1        | 44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |

## 8. Packaging Information


## 8.1 44A








### 8.2 40P6



# ATmega16A

## 8.3 44M1







## 9. Errata

The revision letter in this section refers to the revision of the ATmega16A device.

## 9.1 ATmega16A rev. N to rev. Q

- First Analog Comparator conversion may be delayed
- · Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

#### 1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising  $V_{CC}$ , the first Analog Comparator conversion will take longer than expected on some devices.

#### **Problem Fix/Workaround**

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

#### 2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

#### **Problem Fix/Workaround**

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

#### 3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

#### **Problem Fix / Workaround**

- If ATmega16A is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16A by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16A while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16A must be the fist device in the chain.

# 4. Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

#### **Problem Fix / Workaround**

Always use OUT or SBI to set EERE in EECR.

## **10. Datasheet Revision History**

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

## Rev. 8154C - 01/11

- 1. Atmel brand style guide updated in datasheet including the last page.
- 2. Updated the Ordering Code to include Tape & Reel partnumbers.

### Rev. 8154B - 07/09

- 1. Updated "Errata" on page 343.
- 2. Updated the last page with Atmel's new addresses.

### Rev. 8154A - 06/08

1. Initial revision (Based on the ATmega16/L datasheet revision 2466R-AVR-05/08)

Changes done comparted ATmega16/L datasheet revision 2466R-AVR-05/08: - Updated description in "Stack Pointer" on page 12.

- All Electrical characteristics is moved to "Electrical Characteristics" on page 293.
- Register descriptions are moved to sub sections at the end of each chapter.
- Added "Speed Grades" on page 295.
- New graphs in "Typical Characteristics" on page 305.
- New "Ordering Information" on page 13.





#### Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1)(408) 441-0311 Fax: (+1)(408) 487-2600 www.atmel.com

#### Atmel Asia Limited Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369

#### Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN Tel: (+81)(3) 3523-3551 Fax: (+81)(3) 3523-7581

#### © 2011 Atmel Corporation. All rights reserved. / Rev. CORP0XXXX

Atmel<sup>®</sup>, Atmel logo and combinations thereof, AVR<sup>®</sup> and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROF-ITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suit-able for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.