Features

- High Performance, Low Power Atmel[®] AVR[®] 8-Bit Microcontroller
- Advanced RISC Architecture
 - 130 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-Chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
 - 16K Bytes of In-System Self-programmable Flash program memory
 - 512 Bytes EEPROM
 - 1K Bytes Internal SRAM
 - Write/Erase cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C⁽¹⁾
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - 4 x 25 Segment LCD Driver
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Universal Serial Interface with Start Condition Detector
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
 - 54 Programmable I/O Lines
 - 64-lead TQFP, 64-pad QFN/MLF and 64-pad DRQFN
- · Speed Grade:
 - ATmega169PA: 0 16 MHz @ 1.8 5.5V
- Temperature range:
 - -40°C to 85°C Industrial
- Ultra-Low Power Consumption
 - Active Mode:
 - 1 MHz, 1.8V: 215 µA
 - 32 kHz, 1.8V: 8 µA (including Oscillator)
 - 32 kHz, 1.8V: 25 µA (including Oscillator and LCD)
 - Power-down Mode:
 - 0.1 µA at 1.8V
 - Power-save Mode:

0.6 µA at 1.8V (Including 32 kHz RTC)



8-bit AVR®
Microcontroller with 16K Bytes In-System
Programmable Flash

ATmega169PA

Preliminary


Summary



1. Pin Configurations

1.1 Pinout - TQFP and QFN/MLF

Figure 1-1. 64A (TQFP)and 64M1 (QFN/MLF) Pinout ATmega169PA



Note: The large center pad underneath the QFN/MLF packages is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.



1.2 Pinout - DRQFN

Figure 1-2. 64MC (DRQFN) Pinout ATmega169PA

A34
B30
A33
B29
A32
B28
A31
B27
A30
B26
B26
B25
B25
A29
B25
B25
B24
B27
A29 A1 A25 B1 B22 A2 A24 B2 B21 АЗ ВЗ B20 Α4 A22 B4 B19 A21 A5 B5 B18 A6 A20 В6 B17 Α7 A19 В7 B16 A8 A18 A9
B8
A10
B9
A11
A12
B11
A13
B12
A14
A13
B12
A14
A15
A15
A15
A16
B15

Top view

A26 B23 A27 B24 A28 B25 A29 B26 A30 B27 A31 B28 A33 B29 A33 B30 A34 П 0 0 0 0 0 0 0 A25 B1 B22 A24 B21 B2 АЗ B20 ВЗ A4 A22 B4 B19 A21 B18 A20 A6 B17 В6 A19 A7 В7 B16

Bottom view

Table 1-1.DRQFN-64 Pinout ATmega169PA.

A 1	PE0	A9	PB7	A18	PG1 (SEG13)	A26	PA2 (COM2)
B1	VLCDCAP	B8	PB6	B16	PG0 (SEG14)	B23	PA3 (COM3)
A2	PE1	A10	PG3	A19	PC0 (SEG12)	A27	PA1 (COM1)
B2	PE2	В9	PG4	B17	PC1 (SEG11)	B24	PA0 (COM0)
А3	PE3	A11	RESET	A20	PC2 (SEG10)	A28	VCC
В3	PE4	B10	VCC	B18	PC3 (SEG9)	B25	GND
A 4	PE5	A12	GND	A21	PC4 (SEG8)	A29	PF7
В4	PE6	B11	XTAL2 (TOSC2)	B19	PC5 (SEG7)	B26	PF6
A5	PE7	A13	XTAL1 (TOSC1)	A22	PC6 (SEG6)	A30	PF5
B5	PB0	B12	PD0 (SEG22)	B20	PC7 (SEG5)	B27	PF4
A6	PB1	A14	PD1 (SEG21)	A23	PG2 (SEG4)	A31	PF3
В6	PB2	B13	PD2 (SEG20)	B21	PA7 (SEG3)	B28	PF2
A7	PB3	A15	PD3 (SEG19)	A24	PA6 (SEG2)	A32	PF1
В7	PB5	B14	PD4 (SEG18)	B22	PA4 (SEG0)	B29	PF0
A8	PB4	A16	PD5 (SEG17)	A25	PA5 (SEG1)	A33	AREF
		B15	PD7 (SEG15)			B30	AVCC
		A17	PD6 (SEG16)			A34	GND

A18




2. Overview

The Atmel® AVR® ATmega169PA is a low-power CMOS 8-bit microcontroller based on the Atmel® AVR® enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega169PA achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram





The Atmel® AVR® core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega169PA provides the following features: 16K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 1K byte SRAM, 53 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, Onchip Debugging support and programming, a complete On-chip LCD controller with internal step-up voltage, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, Universal Serial Interface with Start Condition Detector, an 8-channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer and the LCD controller continues to run, allowing the user to maintain a timer base and operate the LCD display while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer, LCD controller and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega169PA is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega169PA AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.



2.2 Pin Descriptions

2.2.1 VCC

Digital supply voltage.

2.2.2 GND

Ground.

2.2.3 Port A (PA7:PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega169PA as listed on "Alternate Functions of Port A" on page 72.

2.2.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the ATmega169PA as listed on "Alternate Functions of Port B" on page 73.

2.2.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega169PA as listed on "Alternate Functions of Port C" on page 76.

2.2.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega169PA as listed on "Alternate Functions of Port D" on page 78.



2.2.7 Port E (PE7:PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega169PA as listed on "Alternate Functions of Port E" on page 80.

2.2.8 Port F (PF7:PF0)

Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface, see "Alternate Functions of Port F" on page 82.

2.2.9 Port G (PG5:PG0)

Port G is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features of the ATmega169PA as listed on page 84.

2.2.10 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 28-3 on page 329. Shorter pulses are not guaranteed to generate a reset.

2.2.11 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

2.2.12 XTAL2

Output from the inverting Oscillator amplifier.

2.2.13 AVCC

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.



2.2.14 AREF

This is the analog reference pin for the A/D Converter.

2.2.15 LCDCAP

An external capacitor (typical > 470 nF) must be connected to the LCDCAP pin as shown in Figure 23-2 on page 234. This capacitor acts as a reservoir for LCD power (V_{LCD}). A large capacitance reduces ripple on V_{LCD} but increases the time until V_{LCD} reaches its target value.



3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



5. Register Summary

	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
GoFE LCDDP18	(0xFF)	Reserved	_	_	_	-	_	_	_	_	
(m/PT LCDDR17 SEG325 SEG321 SEG315 SEG316 SEG316 SEG316 SEG316 SEG316 SEG316 SEG316 SEG317 SEG316 SEG317 SEG317 SEG317 SEG318	, ,		_	_		_	_	_	_	SEG324	249
(DuFB LCDDR15 SEG307 SEG308 SEG309	(0xFD)	LCDDR17	SEG323	SEG322	SEG321	SEG320	SEG319	SEG318	SEG317	SEG316	249
(OuF4)	(0xFC)	LCDDR16	SEG315	SEG314	SEG313	SEG312	SEG311	SEG310	SEG309	SEG308	249
(Def 9)	(0xFB)	LCDDR15	SEG307	SEG306	SEG305	SEG304	SEG303	SEG302	SEG301	SEG300	249
(mbr/s)	(0xFA)	Reserved	-	_	_	-	_	_	_	_	
(Mpril	(0xF9)	LCDDR13	=	_	_	_	_	_	_	SEG224	249
(0b-F7 LCDPH1 SEG215 SEG214 SEG215 SEG216 SEG209 SEG009 SEG009 SEG009 SEG009 SEG209 S	, ,		SEG223	SEG222	SEG221	SEG220	SEG219	SEG218	SEG217	SEG216	249
(00-FB CDDPR10 SEG307 SEG306 SEG305 SEG308 SEG302 SEG301 SEG (00-F5) CDDPR	· ·	LCDDR11	SEG215	SEG214	SEG213	SEG212		SEG210	SEG209	SEG208	249
G0xFs Reserved	` '									SEG200	249
Dor#4 LCDDR8	` '	Reserved								_	
(0x83)	· ·	LCDDR8	_							SEG124	249
Divi2 LCDDR6 SEG119 SEG114 SEG113 SEG112 SEG110 SEG109 SEG (0xF1) LCDDR5 SEG107 SEG108 SEG108 SEG103 SEG102 SEG101 SEG (0xF2) Reserved	(0xF3)	LCDDR7	SEG123	SEG122	SEG121	SEG120	SEG119	SEG118	SEG117	SEG116	249
(0xF1)	, ,									SEG108	249
(0xFP LCDDR3	· ·					1	1			SEG100	249
OutF LCDDR2	· ·									_	-
Doke LCDDR1	` '		_	_	_	_	_	_	_	SEG024	249
(0xED)	` '					1	1	1		SEG016	249
(0xEC) LCDDR0 SEG007 SEG006 SEG005 SEG004 SEG003 SEG002 SEG001 SEC (0xEB) Reserved —	` '									SEG008	249
(0xEB) Reserved	, ,									SEG000	249
(0XEA) Reserved - <	` '									- 3EG000	L-10
(0xE9) Reserved -	` '									_	
(0xE8) Reserved - - - - - - - - -	, ,										
(0xE7) LCDCCR LCDDC2 LCDDC1 LCDDC0 LCDMDT LCDCC3 LCDC2 LCDC1 LCD (0xE6) LCDFRR — LCDPS2 LCDPS1 LCDPW2 LCDPW2 LCDPW1 LCD (0xE4) LCDCRA LCDEN LCDBA — LCDBWX1 LCDBW LCDBD LCDCD LCD (0xE3) Reserved —	· ·				1						
(0xE6) LCDFRR L CDCPS LCDPS1 LCDPS0 — LCDCD2 LCDCD1 LCD (0xE5) LCDCRA LCDEN LCDBB LCDMUX1 LCDMUX0 — LCDPM1 LCD (0xE3) Reserved — <t< td=""><td>` ′</td><td></td><td></td><td></td><td></td><td>ļ</td><td>1</td><td>1</td><td></td><td>LCDCC0</td><td>248</td></t<>	` ′					ļ	1	1		LCDCC0	248
(0xE5) LCDCRB LCDCS LCDBB LCDMUX0 — LCDIE LCDPM2 LCDPM1 LCD (0xE4) LCDCRA LCDEN LCDBB —	, ,										
(0xE4) LCDCRA LCDEN LCDAB - LCDIF LCDIE LCDBD LCDCCD LCD (0xE3) Reserved	· ·									LCDCD0	246 245
(0xE3) Reserved	` ′							-		LCDPM0	
(0xE2) Reserved — — — — — — — — — — — — — — — — — — —	` '			LCDAB						LCDBL	244
(0xE1) Reserved — — — — — — — — — — — — — — — — — — —	· ·			-						-	
(0xED) Reserved	` '			-						-	
(OXDF) Reserved - <	, ,			-						_	
(0xDE) Reserved - <	· ·		_	-			-	-		_	
(0xDD) Reserved - <	` '		_	-			-	-		_	
(0xDC) Reserved - <	, ,			-			_			-	
(0xDB) Reserved - <	` '		-	-	-	-	-	-	-	-	
(0xDA) Reserved - <	` ′		-	_	-	_	_	-	_	_	
(0xD9) Reserved - <	, ,		-	-	-	-	-	-	-	-	
(0xD8) Reserved	` '		-	-			-			-	
(0xD7) Reserved - <	` '		-	-			-	-		_	
(0xD6) Reserved - <	, ,		-	-	-	-	-	-	-	-	
(0xD5) Reserved - <	(0xD7)	Reserved	-	-	-	-	-	-	-	-	
(0xD4) Reserved - <	` '	Reserved	-	-	-	-	-	-	-	-	
(0xD3) Reserved - <	(0xD5)	Reserved	-	-	-	-	-	-	-	-	
(0xD2) Reserved - <	(0xD4)	Reserved	-	-	-	-	-	-	-	-	
(0xD1) Reserved - <	` '		-	-	-	-	-	-	-	-	
(0xD0) Reserved - <		Reserved	-	-	-	-	-	-	-	-	
(0xCF) Reserved - <	, ,		-	-	-	-	-	-	-	-	
(0xCE) Reserved - <	, ,		-	-		-	-	-	-	-	
(0xCD) Reserved - <	(0xCF)	Reserved	=	-	-	-	-	-	-	-	
(0xCC) Reserved - <	(0xCE)			-		1	1	1		-	
(0xCB) Reserved - <	(0xCD)	Reserved	-	-	-	-	-	-	_	-	
(0xCA) Reserved - <	(0xCC)	Reserved	-	_	-	-	-	-	_	-	
(0xC9) Reserved - <	(0xCB)	Reserved	-	_	_	-	-	-	_	-	
(0xC8) Reserved - <	(0xCA)	Reserved	-	-	-	-	-	-	-	=	
(0xC7) Reserved	(0xC9)	Reserved	_	_	-	_	_	_	_	-	
	(0xC8)	Reserved		_	_		_	_	_	_	
		Reserved	_	_	_	_	_	_	_	_	
(0xC6) UDR0 USART0 I/O Data Register	(0xC6)	UDR0				USART0 I/O	Data Register				193
(0xC5) UBRRH0 USART0 Baud Rate Register High		UBRRH0						USART0 Baud R	ate Register High		197
(0xC4) UBRRL0 USART0 Baud Rate Register Low						USART0 Baud F	Rate Register Low				197
	, ,	Reserved	-	_	_			_	_	_	
			-	UMSEL0		UPM00	USBS0	UCSZ01		UCPOL0	195
										TXB80	194
	, ,									MPCM0	193



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved	_	_	_	_	_	_	_	_	
(0xBE)	Reserved	_	_	_	_	_	_	_	_	
(0xBD)	Reserved	-	-	-	_	-	_	_	-	
(0xBC)	Reserved	-	-	-	_	-	_	_	-	
(0xBB)	Reserved	_	_	-	-	-	_	_	-	
(0xBA)	USIDR		•	•	USI Dat	a Register		•	•	206
(0xB9)	USISR	USISIF	USIOIF	USIPF	USIDC	USICNT3	USICNT2	USICNT1	USICNT0	206
(0xB8)	USICR	USISIE	USIOIE	USIWM1	USIWM0	USICS1	USICS0	USICLK	USITC	207
(0xB7)	Reserved	-		_	_	-	_	_	-	
(0xB6)	ASSR	-	-	-	EXCLK	AS2	TCN2UB	OCR2UB	TCR2UB	155
(0xB5)	Reserved	-	-	_	_	-	_	_	-	
(0xB4)	Reserved	_	-	-	-	-	_	-	-	
(0xB3)	OCR2A			Tir	ner/Counter2 Outp	ut Compare Regist	er A			154
(0xB2)	TCNT2				Timer/Cou	inter2 (8-bit)				154
(0xB1)	Reserved	-	-	-	-	-	_	-	-	
(0xB0)	TCCR2A	FOC2A	WGM20	COM2A1	COM2A0	WGM21	CS22	CS21	CS20	152
(0xAF)	Reserved	=	_	-	-	=	_	-	-	
(0xAE)	Reserved	-	-	-	-	-		-	-	
(0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	-	-	-	-	-	-	-	
(0xAB)	Reserved	-	-	-	-	-	-	-	-	
(0xAA)	Reserved	-	-	-	-	-	-	-	-	
(0xA9)	Reserved	-	-	-	-	-	-	-	-	
(8Ax0)	Reserved	-	_	-	-	_	_	-	-	
(0xA7)	Reserved	-	-	-	-	-	-	-	-	
(0xA6)	Reserved	-	-	-	-	-	-	-	-	
(0xA5)	Reserved	-	-	-	-	-	-	-	-	
(0xA4)	Reserved	-	-	-	-	-	_	_	-	
(0xA3)	Reserved	-	-	_	_	-	_	_	-	
(0xA2)	Reserved	_	-	_	_	-	_	-	-	
(0xA1)	Reserved	-	-	-	-	-	_	-	-	
(0xA0)	Reserved	-	-	-	-	-	-	-	-	
(0x9F)	Reserved	_	_	-	-	_	_	_	-	
(0x9E)	Reserved	-	_	-	-	-	-	-	-	
(0x9D)	Reserved	-	-	-	-	-	-	-	-	
(0x9C)	Reserved	-	-	-	-	-	-	-	-	
(0x9B)	Reserved	-	-	-	-	_	-	-	-	
(0x9A)	Reserved	_	_	-	-	_	_	-	-	
(0x99)	Reserved	_	-	-	-	_	-	-	-	
(0x98)	Reserved		_		-	_	_	_	_	
(0x97)	Reserved	_	_	_	-		_	-	_	
(0x96)	Reserved Reserved						_			
(0x95)			_	_	_		_		_	
(0x94) (0x93)	Reserved Reserved	_	_	_	_	_	_	_	_	
(0x93) (0x92)	Reserved	_	_	-	-		_	_	_	
(0x92) (0x91)	Reserved				_					
(0x91) (0x90)	Reserved									
(0x90) (0x8F)	Reserved		_		_	_	_	_	_	
(0x8E)	Reserved		_	_	_	_	_	_		
(0x8L)	Reserved	_	_	_	_	_	_	_	_	
(0x8C)	Reserved	_	_	_	_	_	_	_	_	
(0x8B)	OCR1BH					ompare Register B				131
(0x8A)	OCR1BL					ompare Register B				131
(0x89)	OCR1AH					ompare Register A				131
(0x88)	OCR1AL					ompare Register A				131
(0x87)	ICR1H					apture Register Hi				132
(0x86)	ICR1L					apture Register Lo				132
(0x85)	TCNT1H					nter Register High				131
(0x84)	TCNT1L					nter Register Low	•			131
(0x83)	Reserved	-	_	-	-		-	_	-	
(0x82)	TCCR1C	FOC1A	FOC1B	_	_	_	_	_	_	130
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	129
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	127
	DIDR1	-	-	-	-	_	_	AIN1D	AINOD	213
(0x7F)										



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7D)	Reserved	_	_	_	_	_	_	_	_	
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	227
(0x7B)	ADCSRB	_	ACME	-	_	-	ADTS2	ADTS1	ADTS0	212, 231
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	229
(0x79)	ADCH				ADC Data Reg	gister High byte	•		•	230
(0x78)	ADCL				ADC Data Re	gister Low byte				230
(0x77)	Reserved	_	-	-	-	-	-	-	-	
(0x76)	Reserved	_	-	-	-	-	-	-	_	
(0x75)	Reserved	-	-	-	-	=	_	=	_	
(0x74)	Reserved	-	_	-	-	-	-	-	_	
(0x73)	Reserved	_	-	-	-	-	-	-	-	
(0x72)	Reserved	-	-	-	-	-	-	-	_	
(0x71)	Reserved	-	=	-	-	-	-	-	-	
(0x70)	TIMSK2	-		-	-	-	-	OCIE2A	TOIE2	155
(0x6F)	TIMSK1	-		ICIE1	-	-	OCIE1B	OCIE1A	TOIE1	132
(0x6E)	TIMSK0	_		-	_	-	-	OCIE0A	TOIE0	103
(0x6D)	Reserved	_	_	-	-	_	-	-	_	
(0x6C)	PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	62
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	63
(0x6A)	Reserved	-	-	_	-	-	-	-	-	
(0x69)	EICRA	-		_	-	-	_	ISC01	ISC00	61
(0x68)	Reserved	_		_	_	_	_	-	_	
(0x67)	Reserved	-		_	——————————————————————————————————————	- Desistes	_	-	_	
(0x66)	OSCCAL					oration Register				37
(0x65)	Reserved	_		-	-	_	-	-	-	
(0x64)	PRR	-		-	PRLCD	PRTIM1	PRSPI	PRUSART0	PRADC	44
(0x63)	Reserved	_		_	_	_	-	-	_	
(0x62)	Reserved	-		_	-	- -	- -	- OLICD04	- -	07
(0x61)	CLKPR	CLKPCE		=	- WD05	CLKPS3	CLKPS2	CLKPS1	CLKPS0	37
(0x60)	WDTCR	-	<u>–</u> Т	-	WDCE S	WDE V	WDP2	WDP1	WDP0 C	53
0x3F (0x5F)	SREG	- I		Н	5		N CD10	Z		13
0x3E (0x5E) 0x3D (0x5D)	SPH SPL	SP7	 SP6	SP5	SP4	SP3	SP10 SP2	SP9 SP1	SP8 SP0	15 15
0x3C (0x5C)	Reserved	GF 7	310	313	314	313	312	GF I	310	13
0x3B (0x5B)	Reserved									
0x3A (0x5A)	Reserved									
0x39 (0x59)	Reserved									
0x38 (0x58)	Reserved									
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	_	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	292
0x36 (0x56)	Reserved	_	-	_	_	_	_	_	_	
0x35 (0x55)	MCUCR	JTD	_	_	PUD	_	_	IVSEL	IVCE	59, 87, 277
0x34 (0x54)	MCUSR	_	_	-	JTRF	WDRF	BORF	EXTRF	PORF	277
0x33 (0x53)	SMCR	_	=	-	-	SM2	SM1	SM0	SE	44
0x32 (0x52)	Reserved	-	-	-	-	-	-	-	-	İ
0x31 (0x51)	OCDR	IDRD/OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1	OCDR0	256
0x30 (0x50)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	212
0x2F (0x4F)	Reserved	_	-	_	_	_	_	-	_	
0x2E (0x4E)	SPDR				SPI Data	a Register				166
0x2D (0x4D)	SPSR	SPIF	WCOL	_	_	_	-	-	SPI2X	165
0x2C (0x4C)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	164
0x2B (0x4B)	GPIOR2				General Purpos	se I/O Register 2				28
0x2A (0x4A)	GPIOR1				General Purpos	se I/O Register 1				28
0x29 (0x49)	Reserved	-	-	-	-	=	=	=	_	
0x28 (0x48)	Reserved	-	-	-	-	-	-	-	-	
0x27 (0x47)	OCR0A			Tir	mer/Counter0 Outp	ut Compare Regist	er A			103
0x26 (0x46)	TCNT0				Timer/Cou	inter0 (8 Bit)				103
0x25 (0x45)	Reserved	-	-	-	-	-	-	-	-	
0x24 (0x44)	TCCR0A	FOC0A	WGM00	COM0A1	COM0A0	WGM01	CS02	CS01	CS00	101
0x23 (0x43)	GTCCR	TSM	-	-	-	-	-	PSR2	PSR10	136, 156
0x22 (0x42)	EEARH	-	-	_	-	-	-	-	EEAR8	27
0x21 (0x41)	EEARL				EEPROM Address	Register Low Byte	•			27
0x20 (0x40)	EEDR				EEPROM D	ata Register				27
0x1F (0x3F)	EECR	-	-	_	-	EERIE	EEMWE	EEWE	EERE	27
0x1E (0x3E)	GPIOR0				General Purpos	se I/O Register 0			_	28
	1	50154	DOLEO	_	_	_	_	_	INT0	61
0x1D (0x3D)	EIMSK	PCIE1	PCIE0						11410	01



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	Reserved	_	_	_	_	_	_	-	_	
0x1A (0x3A)	Reserved	_	_	_	_	_	_	_	_	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	TIFR2	-	-	-	-	-	-	OCF2A	TOV2	155
0x16 (0x36)	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	133
0x15 (0x35)	TIFR0	-	-	-	-	-	-	OCF0A	TOV0	104
0x14 (0x34)	PORTG	-	-	PORTG5	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	89
0x13 (0x33)	DDRG	-	-	DDG5	DDG4	DDG3	DDG2	DDG1	DDG0	89
0x12 (0x32)	PING	-	-	PING5	PING4	PING3	PING2	PING1	PING0	89
0x11 (0x31)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	89
0x10 (0x30)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	89
0x0F (0x2F)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	89
0x0E (0x2E)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	88
0x0D (0x2D)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	88
0x0C (0x2C)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	89
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	88
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	88
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	88
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	88
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	88
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	88
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	87
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	87
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	87
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	87
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	87
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	87

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega169PA is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.



6. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	OGIC INSTRUCTIONS	·			
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← 0xFF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd − 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUCT	,	Traditional Manaphy Digited With Ortolgited	THE TOTAL CONTROL OF THE TOTAL	2,0	
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP	K	Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL	K	Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call	PC ← k	None	4
RET	K	Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	I	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1)$ PC \leftarrow PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b)=0)$ PC \leftarrow PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register cleared Skip if Bit in I/O Register is Set	if $(P(b)=1)$ PC \leftarrow PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2/3
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
	k		if (C = 1) then PC \leftarrow PC + k + 1		
BRCC	k	Branch if Carry Set Branch if Carry Cleared	` ,	None	1/2 1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1 if (C = 0) then PC \leftarrow PC + k + 1	None	
			` '	None	1/2
BRLO	k k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus Branch if Plus	if (N = 1) then PC ← PC + k + 1	None	
BRPL			if $(N = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N ⊕ V= 1) then PC ← PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if $(T = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR SWAP	Rd Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
BSET	s	Swap Nibbles Flag Set	Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) SREG(s) \leftarrow 1	None SREG(s)	1
BCLR	s	Flag Clear	SREG(s) ← 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	T ← Rr(b)	T	1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None	1
SEC	, , , , , , , , , , , , , , , , , , ,	Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	1←0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV CLV		Set Twos Complement Overflow. Clear Twos Complement Overflow	V ← 1	V	1
SET		Set T in SREG	V ← 0 T ← 1	T	1
CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER I	NSTRUCTIONS	, ,			
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	Rd ← (Y)	None	2
LD	Rd, Y+	Load Indirect and Pro Pos	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LDD	Rd, - Y Rd,Y+q	Load Indirect and Pre-Dec. Load Indirect with Displacement	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$	None None	2 2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (T + q)$ $Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, Rd \leftarrow (Z)	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$, $(X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST ST	Z+, Rr -Z, Rr	Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None None	2 2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z+q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM	.,,	Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	Rd ← (Z)	None	3
		Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
LPM	Rd, Z+				
	Ru, Z+	Store Program Memory	(Z) ← R1:R0	None	-
LPM	Rd, Z+			None None	- 1



Mnemonics	Operands	Description	Operation	Flags	#Clocks
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS	TRUCTIONS		•		
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A



Ordering Information

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code	Package ⁽¹⁾⁽²⁾	Operation Range
16	1.8 - 5.5V	ATmega169PA-AU ATmega169PA-AUR ⁽⁴⁾ ATmega169PA-MU ATmega169PA-MUR ⁽⁴⁾ ATmega169PA-MCH ATmega169PA-MCHR ⁽⁴⁾	64A 64A 64M1 64M1 64MC 64MC	Industrial (-40°C to 85°C)


- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC} , see Figure 28-1 on page 328.
 - 4. Tape & Reel

	Package Type
64A	64-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
64M1	64-pad, 9 x 9 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
64MC	64-lead (2-row Staggered), 7 x 7 x 1.0 mm body, 4.0 x 4.0 mm Exposed Pad, Quad Flat No-Lead Package (QFN)



8. Packaging Information

8.1 64A



COMMON DIMENSIONS

(Unit of Measure = mm)

	(,	
SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
E	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е		0.80 TYP		

Notes:


- 1. This package conforms to JEDEC reference MS-026, Variation AEB.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

10/5/2001

		DRAWING NO.	REV.
2325 Orchard Pai San Jose, CA 95	1 644 64-lead 14 x 14 mm Body Size 1 () mm Body Thickness	64A	В





8.2 64M1






8.3 **64MC**





Note: 1. The terminal #1 ID is a Laser-marked Feature.



COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	0.80	0.90	1.00	
A1	0.00	0.02	0.05	
b	0.18	0.23	0.28	
С				
D	6.90	7.00	7.10	
D2	3.95	4.00	4.05	
Е	6.90	7.00	7.10	
E2	3.95	4.00	4.05	
eT	ı	0.65	_	
eR	ı	0.65	-	
K	0.20	-	-	(REF)
L	0.35	0.40	0.45	
у	0.00	_	0.075	

10/3/07

Α



Package Drawing Contact: packagedrawings@atmel.com

TITLE 64MC, 64QFN (2-Row Staggered), 7 x 7 x 1.00 mm Body, 4.0 x 4.0 mm Exposed Pad, Quad Flat No Lead Package

GPC ZXC DRAWING NO. REV. 64MC



- 9. Errata
- 9.1 ATmega169PA Rev. G

No known errata.

9.2 ATmega169PA Rev. A to F

Not sampled.



10. Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revisions in this section are referring to the document revision.

10.1 8171C - 10/10

- 1. Updated Table 27-15 on page 310. $t_{WD\ EEPROM}$ is 3.6 ms instead of 9 ms.
- 2. Updated Table 28-3, "Reset, Brown-out, and Internal Voltage Characteristics," on page 329 regarding values for V_{POT} POR Threshold (rising and falling voltage).
- 3. Updated table note for Table 28-4 on page 330.
- 4. Updated "Ordering Information" on page 374.

10.2 88171B - 03/10

- 1. Added "Typical Characteristics" on page 334.
- 2. Updated "Ordering Information" on page 374.

10.3 8171A - 07/08

- 1. Initial revision (Based on the ATmega169P/V datasheet 8018K-AVR-06/08).
- 2. Changes done compared to ATmega169P/V datasheet 8018K-AVR-06/08:
 - -All Electrical Characteristics are moved to "Electrical Characteristics" on page 326.
 - -Register descriptions are moved to sub section at the end of each chapter.
 - -New graphics in "Typical Characteristics" on page 343.
 - -New "Ordering Information" on page 379.





Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia

Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong

Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-

Yvelines Cedex France

Tel: (33) 1-30-60-70-00

Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa

Chuo-ku, Tokyo 104-0033

Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com

Technical Support

avr@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2010 Atmel Corporation. All rights reserved. Atmel[®], Atmel logo and combinations thereof, AVR[®], AVR[®] logo, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.