
INTEGRATED CIRCUITS



Product specification Supersedes data of 1995 Mar 16 File under Integrated Circuits, IC02 1996 Oct 10



FEATURES

- Complete 1.3 GHz single chip system
- Four PNP band switch buffers (40 mA)
- 33 V output tuning voltage

Philips Semiconductors

TV synthesizer

- In-lock detector
- 15-bit programmable divider
- Programmable reference divider ratio (512, 640 or 1024)
- Programmable charge-pump current (60 or 280 μA)

1.3 GHz universal bus-controlled

- Varicap drive disable
- Universal bus protocol I²C-bus or 3-wire bus (the TSA5520/TSA5521 I²C-bus mode only includes the write mode; if both read and write modes are required the TSA5526/TSA5527 devices should be selected):
 - bus protocol for 18 or 19 bits transmission (3-wire bus)
 - extra protocol for 27 bits for test and features (3-wire bus)
 - address plus 4 data bytes transmission (I²C-bus)
 - three independent I²C-bus addresses
- Low power and low radiation.

ORDERING INFORMATION

Г

		PACKAGE	
NAME		DESCRIPTION	VERSION
TSA5520M	SSOP16	plastic shrink small outline package; 16 leads; body width 4.4 mm	SOT369-1
TSA5520T	SO16	16 plastic small outline package; 16 leads; body width 3.9 mm	
TSA5521M	SSOP16	plastic shrink small outline package; 16 leads; body width 4.4 mm	SOT369-1
TSA5521T	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1

TSA5520; TSA5521

APPLICATIONS

- TV tuners and front ends
- VCR tuners.

TSA5520; TSA5521

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{CC1}	supply voltage (+5 V)		4.5	_	5.5	V
V _{CC2}	band switch supply voltage (12 V)		V _{CC1}	12	13.5	V
I _{CC1}	supply current		-	20	25	mA
I _{CC2}	band switch supply current	note 1	-	50	55	mA
f _{RF}	RF input frequency		64	_	1300	MHz
V _{i(RF)}	RF input voltage	80 to 150 MHz	-25	_	+3	dBm
		150 MHz to 1 GHz	-28	_	+3	dBm
		1 to 1.3 GHz	-15	_	+3	dBm
f _{xtal}	crystal oscillator input frequency		3.2	4.0	4.48	MHz
I _{o(PNP)}	PNP band switch buffers output current	note 2	4	_	50	mA
P _{tot}	total power dissipation	note 3	_	250	400	mW
T _{stg}	IC storage temperature		-40	_	+150	°C
T _{amb}	operating ambient temperature		-20	_	+85	°C

Notes

- 1. One band switch buffer ON with 40 mA.
- 2. One buffer ON, $I_0 = 40$ mA; two buffers ON, maximum sum of $I_0 = 50$ mA.
- 3. The power dissipation is calculated as follows:

 ${{\mathsf{P}}_{\mathsf{D}}} \ = \ {{V}_{\mathsf{CC1}}} \times {{I}_{\mathsf{CC1}}} + {{V}_{\mathsf{CC2}}} \times \left({{I}_{\mathsf{CC2}}} - {{I}_{\mathsf{o}}} \right) \\ + {{I}_{\mathsf{o}}} \times {{V}_{\mathsf{CE}\,(sat{\mathsf{PNP}})}} \\ + \ \left({{V33/2}} \right)^{2}/{27} \ k\Omega$

GENERAL DESCRIPTION

The device is a single-chip PLL frequency synthesizer designed for TV and VCR tuning systems. The circuit consists of a divide-by-eight prescaler with its own preamplifier, a 15-bit programmable divider, a crystal oscillator and its programmable reference divider and a phase/frequency detector combined with a charge-pump which drives the tuning amplifier and the 33 V output. Four high-current PNP band switch buffers are provided for band switching. Two PNP buffers can be switched on simultaneously. The sum of the collector currents is limited to 50 mA.

Depending on the reference divider ratio (512, 640 or 1024), the phase comparator operates at 3.90625 kHz, 6.25 kHz or 7.8125 kHz using a 4 MHz crystal.

The lock detector output is LOW when the PLL loop is locked. In the test mode, this output is used as a test output for f_{ref} and $1/2f_{div}$ (see Table 6). The device can be controlled in accordance with the l²C-bus format or the 3-wire bus format depending on the voltage applied to the SW input (see Table 2).

I²C-bus format (SW = LOW)

Five serial bytes (including address byte) are required to address the device, select the VCO frequency, program the four PNP band switch buffers, set the charge-pump current and the reference divider ratio.

Table 1 Differences between TSA5520 and TSA5521

TSA5520; TSA5521

The device has three independent l^2C -bus addresses which can be selected by applying a specific voltage on the CE input (see Table 5). The general address C2 is always valid. When the l^2C -bus format is fully used, TSA5520 and TSA5521 are equal.

3-wire bus format (SW = V_{CC1} or open-circuit)

Data is transmitted to the device during a HIGH level on the CE input (enable line pin 15). The device is compatible with 18-bit and 19-bit data formats. The first four bits are used to program the PNP band switch buffers and the remaining bits are used to control the programmable divider. A 27-bit data format may also be used to set the charge-pump current, the reference divider ratio and for test purposes. The difference between TSA5520 and TSA5521 are given in Table 1.

When the 27-bit format is used, the TSA5520 and TSA5521 are equal and the reference divider is controlled by the RSA and RSB bits (see Table 7). More details are given in Chapter "Functional description" Section "3-wire bus mode (SW = open-circuit or V_{CC1}); see Figs 3, 4 and 5".

TYPE NUMBER	DATA WORD	REFERENCE DIVIDER	FREQUENCY STEP (kHz)
TSA5520	18-bit	512 ⁽¹⁾	62.5
TSA5520	19-bit	1024 ⁽¹⁾	31.25
TSA5521	18-bit or 19-bit	640 ⁽²⁾	50


Notes

- 1. The selection of the reference divider is given by an automatic identification of the data word length.
- 2. The reference divider is set to 640 at power-on reset.

TSA5520; TSA5521

1.3 GHz universal bus-controlled TV synthesizer

BLOCK DIAGRAM



PINNING

SYMBOL	PIN	DESCRIPTION
RF	1	RF signal input
V _{EE}	2	ground
V _{CC1}	3	supply voltage (+5 V)
V _{CC2}	4	band switch supply voltage (+12 V)
BS4	5	PNP band switch buffer output 4
BS3	6	PNP band switch buffer output 3
BS2	7	PNP band switch buffer output 2
BS1	8	PNP band switch buffer output 1
СР	9	charge-pump output
V _{tune}	10	tuning voltage output
SW	11	bus format selection input, I ² C-bus or 3-wire
LOCK	12	lock detector output
SCL	13	serial clock input
SDA	14	serial data input/output
CE	15	chip enable/address selection input
XTAL	16	crystal oscillator input


FUNCTIONAL DESCRIPTION


The device is controlled via the I²C-bus or the 3-wire bus depending on the voltage applied to the SW input (pin 11). A HIGH level on the SW input enables the 3-wire bus inputs which are Chip Enable (CE), serial data input (SDA) and serial clock input (SCL). A LOW level on the SW input enables the I²C-bus inputs which are CE [Address Selection (AS) input], serial data input/output (SDA) and serial clock input (SCL). The bus format selection is given in Table 2.

I²C-bus mode (SW = LOW); see Table 3

Data bytes can be sent to the device after the address transmission (first byte). Four data bytes are required to fully program the device. The bus receiver has an auto-increment facility which permits the programming of the device within one single transmission (address + 4 data bytes).

The device can also be partially programmed providing that the first data byte following the address is Divider Byte 1 (DB1) or the Control Byte (CB). The bits in the data bytes are defined in Table 3.





The first bit of the first data byte transmitted indicates whether frequency data (first bit = 0) or control and band switch data (first bit = 1) will follow. Until an I²C-bus STOP command is sent by the controller, additional data bytes can be entered without the need to re-address the device. The frequency register is loaded after the 8th clock pulse of the second Divider Byte (DB2), the control register is loaded after the 8th clock pulse of the Control Byte (CB) and the band switch register is loaded after the 8th clock pulse of the Band switch Byte (BB).

I²C-bus address selection

The module address contains programmable address bits (MA1 and MA0) which offer the possibility of having several synthesizers (up to 3) in one system by applying a specific voltage to the CE input.

The relationship between MA1 and MA0 and the input voltage applied to the CE input is given in Table 5.

TSA5520; TSA5521

Table 2 Bus format selection

PIN	NAME	3-WIRE BUS MODE	I ² C BUS MODE
11	SW	open or HIGH	LOW
13	SCL	clock input	SCL input
14	SDA	data input	SDA input/output
15	CE	chip enable input	address selection input

Table 3 I²C-bus data format

BYTE	MSB		DATA BYTE					LSB	SLAVE ANSWER
Address Byte (ADB)	1	1	0	0	0	MA1	MA0	0	А
Divider Byte 1 (DB1)	0	N14	N13	N12	N11	N10	N9	N8	A
Divider Byte 2 (DB2)	N7	N6	N5	N4	N3	N2	N1	N0	А
Control Byte (CB)	1	CP	T2	T1	T0	RSA	RSB	OS	А
Band switch Byte (BB)	Х	Х	Х	Х	BS4	BS3	BS2	BS1	A

Table 4Description of Table 3

SYMBOL	DESCRIPTION
A	acknowledge
MA1 and MA0	programmable address bits (see Table 5)
N14 to N0	programmable divider bits; N = N14 \times 2 ¹⁴ + N13 \times 2 ¹³ + + N1 \times 2 + N0
СР	charge-pump current; CP = 0 = 60 μ A; CP = 1 = 280 μ A
T2 to T0	test bits (see Table 6); for normal operation $T2 = 0$, $T1 = 0$ and $T0 = 1$
RSA and RSB	reference divider ratio select bits (see Table 7)
OS	tuning amplifier control bit; for normal operation $OS = 0$ and tuning voltage is ON ; when $OS = 1$ tuning voltage is OFF (high impedance)
BS4 to BS1	PNP band switch buffers control bits; when $BS_n = 0$ buffer n is OFF; when $BS_n = 1$ buffer n is ON
Х	don't care

Table 5I²C-bus address selection

VOLTAGE APPLIED TO THE CE INPUT (SW = LOW)	MA1	MA0
0 to 0.1V _{CC1}	0	0
Always valid	0	1
0.4V _{CC1} to 0.6V _{CC1}	1	0
0.9V _{CC1} to V _{CC1}	1	1

3-wire bus mode (SW = open-circuit or V_{CC1}); see Figs 3, 4 and 5

During a HIGH level on the CE input, the data is clocked into the data register at the HIGH-to-LOW transition of the clock pulse. The first four bits control the band switch buffers and are loaded into the internal band switch register on the 5th rising edge of the clock pulse. The frequency bits are loaded into the frequency register at the HIGH-to-LOW transition of the chip enable line when an 18-bit or 19-bit data word is transmitted.

At power-on the charge-pump current is set to $280 \ \mu$ A, the tuning voltage output is disabled (V_{tune} = 33 V in application; see Fig.12), the test bits T2, T1 and T0 are set to the normal mode and RSB is set to 1 (TSA5520) or 0 (TSA5521). When an 18-bit data word is transmitted, the most significant bit of the divider N14 is internally set to 0 and bit RSA is set to 1. When a 19-bit data word is transmitted, bit RSA is set to 0.

When a 27-bit word is transmitted, the frequency bits are loaded into the frequency register on the 20th rising edge of the clock pulse and the control bits at the HIGH-to-LOW transition of the chip enable line. In this mode, the reference divider is given by the RSA and RSB bits (see Table 7). The test bits T2, T1 and T0, the charge-pump bit CP, the ratio select bit RSB and the OS bit can only be selected or changed with a 27-bit transmission. They remain programmed if an 18-bit or a 19-bit transmission

TSA5520; TSA5521

occurs. Only RSA is controlled by the transmission length when the 18-bit or 19-bit format is used.

A data word of less than 18 bits will not affect the frequency register of the device. The definition of the bits is unchanged compared to the l^2C bus mode.


The power-on detection threshold voltage V_{POR} is fixed to $V_{CC1} = 2$ V at room temperature. Below this threshold, the device is reset to the power-on state described above.


Table 6	Test bits
---------	-----------


T2	T1	Т0	DEVICE OPERATION		
0	0	1	normal mode		
0	1	Х	charge-pump is OFF		
1	1	0	charge-pump is sinking current		
1	1	1	charge-pump is sourcing current		
1	0	0	f _{ref} is available at LOCK output		
1	0	1	$\frac{1}{2} f_{div}$ is available at LOCK output		


Table 7 Ratio select bits

RSA	RSB	REFERENCE DIVIDER
Х	0	640
0	1	1024
1	1	512









TSA5520; TSA5521

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC1}	supply voltage; +5 V (pin 3)		-0.3	+6.0	V
V _{CC2}	band switch supply voltage; +12 V (pin 4)		-0.3	+16	V
V _{i(RF)}	prescaler input voltage		-0.3	V _{CC1}	V
V _{o(BSn)}	band switch buffers output voltage (pins 5 to 8)		-0.3	V _{CC2}	V
I _{o(BSn)}	band switch buffers output current		-1	+50	mA
V _{o(CP)}	charge-pump output voltage (pin 9)		-0.3	V _{CC1}	V
V _{o(tune)}	output tuning voltage (pin 10)		-0.3	+35	V
V _{i(SW)}	input switching voltage (pin 11)		-0.3	V _{CC1}	V
V _{o(LOCK)}	lock output voltage (pin 12)		-0.3	V _{CC1}	V
V _{i(SCL)}	serial clock input voltage (pin 13)		-0.3	+6.0	V
V _{i/o(SDA)}	serial data input/output voltage (pin 14)		-0.3	+6.0	V
I _{o(SDA)}	serial data output current		-1	+10	mA
V _{i(CE)}	chip enable input voltage (pin 15)		-0.3	+6.0	V
V _{i(xtal)}	crystal oscillator input voltage (pin 16)		-0.3	V _{CC1}	V
T _{stg}	IC storage temperature		-40	+150	°C
Tj	maximum junction temperature		-	+150	°C
t _{sc}	short-circuit time; every pin except pin 4 to pin 3 and every pin to pin 2	note 1	-	10	S

Note

1. Short-circuit between V_{CC1} and V_{CC2} is allowed provided the voltage applied to V_{CC2} is less than the 6 V maximum rating at V_{CC1} .

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling bipolar devices. Every pin withstands the ESD test in accordance with *"MIL-STD-883C category B"* (2000 V). Every pin withstands the ESD test in accordance with Philips Semiconductors Machine Model 0 Ω , 200 pF (200 V).

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air		
	SO16	110	K/W
	SSOP16	142	K/W


TSA5520; TSA5521


CHARACTERISTICS


 V_{CC1} = 4.5 to 5.5 V; V_{CC2} = V_{CC1} to 13.2 V; T_{amb} = –20 to +85 °C; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies	·					
V _{CC1}	supply voltage		4.5	-	5.5	V
V _{CC2}	band switch buffers supply voltage		V _{CC1}	12	13.5	V
I _{CC1}	supply current	at power-on	-	20	25	mA
I _{CC2}	band switch buffers supply current	at power-on	_	0.5	1	mA
		one band switch buffer is ON; I _{source} = 40 mA	-	50	55	mA
		two band switch buffers are ON; I _{source} = 40 mA + 5 mA (any combination)	-	56	62	mA
V _{POR}	supply voltage below which POR is active		1.5	2.0	-	V
f _{RF}	RF input frequency		64	_	1300	MHz
DR	divider ratio	15-bit frequency word	256	-	32767	
		14-bit frequency word	256	-	16383	
f _{xtal}	crystal oscillator input frequency	$R_{xtal} = 25 \text{ to } 200 \Omega$	3.2	4.0	4.48	MHz
Z _{xtal}	crystal oscillator input impedance (absolute value)	$f_i = 4 MHz$	600	1200	-	Ω
Prescaler (see Figs 8 and 9)					
V _{i(RF)}	RF input level	f _i = 80 to 150 MHz	-25	-	3	dBm
		f _i = 150 to 1000 MHz	-28	-	3	dBm
		f _i = 1000 to 1300 MHz	-15	-	3	dBm
Z _{i(RF)}	input impedance	see Fig.8				
PNP band	switch buffers outputs (pins 5 to 8)					
I _{LO}	output leakage current	$V_{CC2} = 13.5 V;$ $V_0 = 0 V$	-10	-	-	μA
V _{o(sat)}	output saturation voltage	$I_{source} = 40 \text{ mA};$ $V_{o(sat)} = V_{CC2} - V_{o}$	-	0.2	0.4	V
LOCK outp	out (PNP collector output)					
I _{o(ool)}	output current when out-of-lock	V _{CC1} = 5.5 V; V _o = 5.5 V	-	-	100	μA
V _{osat(ool)}	output saturation voltage when out-of-lock	$I_{source} = 200 \ \mu A;$ $V_{o(sat)} = V_{CC1} - V_{o}$	-	0.4	0.8	V
V _{o(LOCK)}	LOCK output voltage		_	0.01	0.4	V
	bus format input)					
V _{IL}	LOW level input voltage		0	-	1.5	V
V _{IH}	HIGH level input voltage		3	_	V _{CC1}	V
I _{IH}	HIGH level input current	$V_{SW} = V_{CC1}$	-	-	10	μA
-11.1	· ·					

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
CE input (ch	nip enable/address selection)			ł	1	-!
V _{IL}	LOW level input voltage		0	_	1.5	V
V _{IH}	HIGH level input voltage		3	-	5.5	V
I _{IH}	HIGH level input current	V _{CE} = 5.5 V	-	-	10	μA
IIL	LOW level input current	V _{CE} = 0 V	-10	-	_	μA
SCL and SD	A inputs		•			-
VIL	LOW level input voltage		0	_	1.5	V
VIH	HIGH level input voltage		3.0	_	5.5	V
I _{IH}	HIGH level input current	V _{BUS} = 5.5 V; V _{CC1} = 0 V	_	_	10	μA
		V _{BUS} = 5.5 V; V _{CC1} = 5.5 V	_	-	10	μA
I _{IL}	LOW level input current	V _{BUS} = 1.5 V; V _{CC1} = 0 V	-	_	10	μA
		V _{BUS} = 0 V; V _{CC1} = 5.5 V	-10	-	_	μA
f _{clk}	clock frequency		-	100	400	kHz
SDA output	s (l ² C-bus mode)		•			_
I _{LO}	output leakage current	V _{SDA} = 5.5 V	-	-	10	μA
Vo	output voltage	I _{sink} = 3 mA	-	-	0.4	V
Charge-pum	np output CP				I	-1
II _{ICPH}	HIGH charge-pump current	CP = 1	-	280	_	μA
I _{ICPL}	LOW charge-pump current	CP = 0	-	60	_	μA
V _{CP}	output voltage	in-lock; T _{amb} = 25 °C	-	1.95	_	V
I _{LI(off)}	off-state leakage current	T2 = 0; T1 = 1	-15	-0.5	+15	nA
Tuning volta	age output V _{tune}					
I _{LO(off)}	leakage current when switched-off	OS = 1; V _{tune} = 33 V	-	-	10	μA
Vo	output voltage when the loop is closed	$\label{eq:states} \begin{array}{l} OS = 0; \mbox{ T2 = 0}; \mbox{ T1 = 0}; \mbox{ T0 = 1}; \\ R_L = 27 \ \mbox{k} \Omega; \ \mbox{V}_{tune} = 33 \ \mbox{V} \end{array}$	0.2	-	32.7	V
3-wire bus t	iming (see Figs 6 and 7)					
t _{HIGH}	clock high time		2	_	_	μs
t _{SU;DAT}	data set-up time		2	_	_	μs
t _{HD;DAT}	data hold time		2	-	_	μs
t _{SU;ENSCL}	enable to clock set-up time		10	-	_	μs
t _{HD;ENDAT}	enable to data hold time		2	-	_	μs
t _{EN}	enable between two transmissions		10	-	-	μs
t _{HD;ENSCL}	enable to clock active edge hold time		6	-	-	μs










TSA5520; TSA5521

INTERNAL PIN CONFIGURATION



TSA5520; TSA5521

APPLICATION INFORMATION

Tuning amplifier

The tuning amplifier is capable of driving the varicap voltage without an external transistor. The tuning voltage output must be connected to an external load of 27 k Ω which is connected to the tuning voltage supply rail. Figures 11 and 12 show a possible loop filter. The component values depend on the oscillator characteristics and the selected reference frequency.

Crystal oscillator

The crystal oscillator uses a 4 MHz crystal connected in series with an 18 pF capacitor thereby operating in the series resonance mode. Connecting the oscillator to the supply voltage is preferred but it can, however, also be connected to ground.

Examples of I²C-bus sequences (SW = LOW)

Tables 8 to 12 show the various sequences where $f_{osc} = 100$ MHz, BS4 = ON, $I_{CP} = 280 \mu$ A, N = 512, $f_{xtal} = 4$ MHz,

S = START, A = acknowledge and P = STOP. The sequence is as follows:

START + address byte + divider byte 1 + divider byte 2 + control byte + band switch byte + STOP.

For the complete sequence see Table 8 (sequence 1) or Table 9 (sequence 2).

Table	8 C	omplete	sequ	ence 1														
S		C2	A		06		4	4	10	A		CE	Α		08	Α		Р
Table	9 Co	omplete	seque	ence 2	2													
S		C2	A		CE		4	C)8	A		06	Α		40	А		Р
Table	10 Di	vider by	/tes or	nly sec	quence)												
	S		C2		A			06			А		40		А	P		
Table	11 C	ontrol a	nd bar	nd swi	tch byt	es only	y seq	uenc	e									
	S		C2		A			CE			А		08		Α		Р	
Table	12 Co	ontrol b	yte on	ly seq	uence													
	S			C2			1	4			CE			А			Ρ	
to the Exam	CE in ples c	put. of 3-wir	e bus	sequ	ences		520;	sw	= OP		es ma <u>y</u>	y be sel	ected by	' apply	ing an	approp	oriate v	oltage
abic	10 10										-							
1	0	0	0	1	1	0		0	1	0	0	0	0	0	0	0	0	0
1	0	-	0	1						0	0	0	0	0	0	0	0	0

The reference divider is automatically set to 512 unless RSB has been programmed to 0 during a 27-bit sequence.

TSA5520; TSA5521

Table 15 27-bit sequence (f_{osc} = 750 MHz, BS1 = ON, N = 640, I_{cp} = 60 μ A, no test function)

0 0 0 1 0 1 1 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 1 0 0 0 1 1 0	0 0)	0
---	-----	---	---

The reference divider is automatically set to 1024 unless RSB has been programmed to 0 during a 27-bit sequence. This sequence sets RSA = RSB = 0; CP = 0.

Table 16 19-bit sequence

0 0 0 1 0 1 0 1 1 1	0 1 1 1 0 0 0 0 0
---------------------	-------------------

This sequence will program f_{osc} to 600 MHz in 50 kHz steps. I_{CP} remains at 60 μ A.

Table 17 18-bit sequence

Г						-			1				1				-	1
	0	0	0	1	1	0	1	1	1	0	1	1	1	0	0	0	0	0
L	v	•	•	•	•	Ŭ	•	•	•	•		•	•	Ŭ	•	Ŭ	Ŭ	v

This sequence will program f_{osc} to 600 MHz in 50 kHz steps. I_{CP} remains at 60 $\mu A.$

Table 18 27-bit sequence ($f_{osc} = 650 \text{ MHz}$, BS1 = ON)

0 0 0 1 1 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0


This sequence sets RSA to 0, RSB to 1 and CP to 1. After this sequence $I_{CP} = 280 \ \mu$ A, N = 1024 (19-bit transmission) and N = 512 (18-bit transmission), RSB = 1.


Example of 3-wire bus sequence (TSA5521; SW = OPEN)

Table 19	19-bit sequence	$(f_{osc} =$	700 MHz	BS3 = ON)
----------	-----------------	--------------	---------	-----------

0	1	0	0	0	1	1	0	1	1	0	1	0	1	1	0	0	0	0	
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	--

N = 640 unless RSB has been programmed to 0 during a 27-bit sequence.







SOT109-1

1.3 GHz universal bus-controlled TV synthesizer

PACKAGE OUTLINES

SO16: plastic small outline package; 16 leads; body width 3.9 mm





TSA5520; TSA5521

SOLDERING SO or SSOP

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these cases reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all SO and SSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

SO

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

SSOP

Wave soldering is **not** recommended for SSOP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

Even with these conditions, only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).

METHOD (SO OR SSOP)

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds at 270 to 320 °C.

TSA5520; TSA5521

DEFINITIONS

Data sheet status							
Objective specification	This data sheet contains target or goal specifications for product development.						
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.						
Product specification	This data sheet contains final product specifications.						
Limiting values							
more of the limiting values n of the device at these or at a	Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.						
Application information							

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.