

INTEGRATED CIRCUITS

DATA SHEET

TEA6320

Sound fader control circuit

Preliminary specification
File under Integrated Circuits, IC01

September 1992

Philips Semiconductors



PHILIPS

Sound fader control circuit


TEA6320

FEATURES

- Source selector for four stereo and one mono inputs
- Interface for noise reduction circuits
- Interface for external equalizer
- Volume, balance and fader control
- Special loudness characteristic automatically controlled in combination with volume setting
- Bass and treble control
- Mute control at audio signal zero crossing
- Fast mute control via I²C-bus
- Fast mute control via pin
- I²C-bus control for all functions
- Power supply with internal power-on reset

GENERAL DESCRIPTION

The sound fader control circuit TEA6320 is an I²C-bus controlled stereo preamplifier for car radio hi-fi sound applications.



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{CC}	positive supply voltage		7.5	8.5	9.5	V
I _{CC}	supply current	V _{CC} = 8.5 V	–	26	–	mA
V _{O(RMS)}	maximum output voltage level	V _{CC} = 8.5 V; THD ≤ 0.1%	–	2000	–	mV
G _V	volume gain		–86	–	+20	dB
G _{step}	step resolution (volume)		–	1	–	dB
G _b	bass control		–15	–	+15	dB
G _t	treble control		–12	–	+12	dB
G _{step}	step resolution (bass, treble)		–	1.5	–	dB
(S+N)/N	signal-plus-noise to noise ratio	V _O = 2.0 V; G _V = 0 dB; unweighted	–	105	–	dB
RR ₁₀₀	ripple rejection	V _{r(RMS)} < 200 mV; f = 100 Hz; G _V = 0 dB	–	75	–	dB
α _{CS}	channel separation	250 Hz ≤ f ≤ 10 kHz; G _V = 0 dB	90	96	–	dB

ORDERING INFORMATION

EXTENDED TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
TEA6320	32	SDIL	plastic	SOT232AG
TEA6320T	32	SO	plastic	SOT287AH

Sound fader control circuit

TEA6320





Fig.1 Block diagram.

Sound fader control circuit

TEA6320

PINNING

SYMBOL	PIN	DESCRIPTION
SDA	1	serial data input/output
GND	2	ground
OUTLR	3	output left rear
OUTLF	4	output left front
TL	5	treble control capacitor left channel or input from an external equalizer
B2L	6	bass control capacitor left channel or output to an external equalizer
B1L	7	bass control capacitor, left channel
IVL	8	input volume I, left control part
ILL	9	input loudness, left control part
QSL	10	output source selector, left channel
IDL	11	input D left source
MUTE	12	mute control
ICL	13	input C left source
IMO	14	input mono source
IBL	15	input B left source
IAL	16	input A left source
IAR	17	input A right source
IBR	18	input B right source
CAP	19	electronic filtering for supply
ICR	20	input C right source
V _{ref}	21	reference voltage (0.5V _{cc})
IDR	22	input D right source
QSR	23	output source selector right channel
ILR	24	input loudness right channel
IVR	25	input volume I, right control part
B1R	26	bass control capacitor right channel
B2R	27	bass control capacitor right channel or output to an external equalizer
TR	28	treble control capacitor right channel or input from an external equalizer
OUTRF	29	output right front
OUTRR	30	output right rear
V _{cc}	31	supply voltage
SCL	32	serial clock input



Sound fader control circuit

TEA6320

FUNCTIONAL DESCRIPTION

The source selector selects one of 4 stereo inputs or the mono input. The maximum input signal voltage is $V_i(\text{RMS}) = 2 \text{ V}$. The outputs of the source selector and the inputs of the following volume control parts are available at pins 8 and 10 for the left channel and pins 23 and 25 for the right channel. This offers the possibility of interfacing a noise reduction system.

The volume control function is split into two sections: volume I control block and volume II control block.

The control range of volume I is between +20 dB and -31 dB in steps of 1 dB. The volume II control range is between 0 dB and -55 dB in steps of 1 dB. Although the theoretical possible control range is 106 dB (+20 dB to -86 dB), in practice a range of 86 dB (+20 dB to -66 dB) is recommended. The gain/attenuation setting of the volume I control blocks is common for both channels.

The volume I control blocks operate in combination with the loudness control. The filter is linear when the maximum gain for the volume I control (+20 dB) is selected. The filter characteristic increases automatically over a range of 32 dB down to a setting of -12 dB. That means the maximum filter characteristic is obtained at -12 dB setting of volume I. Further reduction of the volume does not further influence the filter characteristic (see Fig.5). The maximum selected filter characteristic is determined by external components. The proposed application gives a maximum boost of 17 dB for bass and 4.5 dB for treble. The loudness may be switched on or off via I²C-bus control (Table 7).

The volume I control block is followed by the bass control block. A single external capacitor of 33 nF for each channel in combination with internal resistors, provides the frequency response of the bass control (see Fig.3). The adjustable range is between -15 dB and +15 dB in steps of 1.5 dB at 40 Hz.

Both, loudness and bass control result in a maximum bass boost of 32 dB for low volume settings.

The treble control block offers a control range between -12 dB and +12 dB in steps of 1.5 dB at 15 kHz. The filter characteristic is determined by a single capacitor of 5.6 nF for each channel in combination with internal resistors (see Fig.4).

The basic step width of bass and treble control is 3 dB. The intermediate steps are obtained by switching 1.5 dB boost and 1.5 dB attenuation steps.

The bass and treble control functions can be switched off via I²C-bus. In this event the internal signal flow is disconnected. The connections B2L / B2R are outputs and TL / TR are inputs for inserting an external equalizer.

The last section of the circuit is the volume II block. The balance and fader functions are performed using the same control blocks. This is realized by 4 independently controllable attenuators, one for each output. The control range of these attenuators is 55 dB in steps of 1 dB with an additional mute step.

The circuit provides 3 mute modes.

- 1) Zero crossing mode mute via I²C-bus using 2 independent zero crossing detectors (ZCM, see Tables 2 and 9 and Fig.15).
- 2) Fast mute via mute pin (see Fig.9).

- 3) Fast mute via I²C-bus either by general mute (GMU see Tables 2 and 9) or volume II block setting (see Table 4).

The mute function is performed immediately if ZCM is cleared (ZCM = 0). If the bit is set (ZCM = 1) the mute is activated after changing the GMU bit. The actual mute switching is delayed until the next zero crossing of the audio frequency signal. As the two audio channels (left and right) are independent, two comparators (window detectors) are required to control independent mute switches.

To avoid a large delay of the muting switching when very low frequencies are processed, the maximum delay time is limited to typically 100 ms by an integrated timing circuit and an external capacitor ($C_m = 10 \text{ nF}$, see Fig.9). This timing circuit is triggered by reception of a new data word for the switch function which includes the GMU bit. After a discharge and charge period of an external capacitor the muting switch follows the GMU bit if no zero crossing was detected during that time.

The mute function can also be controlled externally. If the mute pin is switched to ground all outputs are muted immediately (hardware mute). This mute request overwrites all mute controls via the I²C-bus for the time the pin is held low. The hardware mute position is not stored in the TEA6320.

For the turn on/off behaviour the following explanation is generally valid. To avoid AF output caused by the input signal coming from preceding stages, which produce output during drop of V_{CC}. The mute has to be set, before the V_{CC} will drop. This can be achieved by I²C-bus control or by grounding the mute pin.

Sound fader control circuit

TEA6320

For use where there is no mute in the application before turn off, a supply voltage drop of more than $1 \times V_{BE}$ will result in a mute during the voltage drop.

The power supply should include a V_{CC} buffer capacitor, which provides a discharging time constant. If the input signal does not disappear after turn off the input will become audible after a certain time. A $4.7 \text{ k}\Omega$ resistor discharges the V_{CC} buffer capacitor, because the internal current of the IC does not discharge it completely.

The hardware mute function is favourable for use in RDS (Radio Data System) applications. The zero crossing mute avoids modulation plops. This feature is an advantage for mute during changing presets and/or sources (e. g. traffic announcement during cassette playback).

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{CC}	supply voltage		0	10	V
T_{amb}	operating ambient temperature range		-40	+85	°C
T_{stg}	storage temperature range		-65	+150	°C
V_{es}	electrostatic handling	see note 1			
V_n	voltage at pins: pin 1 to 2 and 3 - 32 to 2		0	V_{CC}	V

Note to the limiting values

- Human body model: $C = 100 \text{ pF}$; $R = 1.5 \text{ k}\Omega$; $V \geq 2 \text{ kV}$
Charge device model: $C = 200 \text{ pF}$; $R = 0 \text{ }\Omega$; $V \geq 500 \text{ V}$

Sound fader control circuit

TEA6320

CHARACTERISTICS

$V_{CC} = 8.5\text{ V}$; $R_S = 600\ \Omega$, $R_L = 10\text{ k}\Omega$, $C_L = 2.5\text{ nF}$, AC coupled; $f = 1\text{ kHz}$; $T_{amb} = +25\text{ }^\circ\text{C}$; gain control $G_v = 0\text{ dB}$; bass linear; treble linear; fader off; balance in mid position; loudness off; unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{CC}	supply voltage		7.5	8.5	9.5	V
I_{CC}	supply current		—	26	33	mA
V_{DC}	internal DC voltage at inputs and outputs		3.83	4.25	4.68	V
V_{ref}	internal reference voltage at pin 21		—	4.25	—	V
G_v	maximum voltage gain	$R_S = 0\ \Omega$; $R_L = \infty$	19	20	21	dB
$V_{O(RMS)}$	output voltage level for P_{max} at the power output stage start of clipping	THD $\leq 0.1\%$; see Fig.10 THD = 1% $R_L = 2\text{ k}\Omega$; $C_L = 10\text{ nF}$; THD = 1%	— 2300 2000	2000 — —	— — —	mV mV mV
$V_{i(RMS)}$	input sensitivity	$V_O = 2000\text{ mV}$; $G_v = 20\text{ dB}$	—	200	—	mV
B	roll-off frequencies	$C_{KIN} = 220\text{ nF}$; $C_{KVL} = 220\text{ nF}$; $Z_i = Z_{i\ min}$ low frequency (–1 dB) low frequency (–3 dB) high frequency (–1 dB) $C_{KIN} = 470\text{ nF}$; $C_{KVL} = 100\text{ nF}$; $Z_i = Z_{i\ typ}$ low frequency (–3 dB)	60 30 20000 17	— — — —	— — — —	Hz Hz Hz Hz
α_{CS}	channel separation	$V_i = 2\text{ V}$; frequency range 250 Hz to 10 kHz	90	96	—	dB
THD	total harmonic distortion	frequency range 20 Hz to 12.5 kHz $V_i = 100\text{ mV}$; $G_v = 20\text{ dB}$ $V_i = 1000\text{ mV}$; $G_v = 0\text{ dB}$ $V_i = 2000\text{ mV}$; $G_v = 0\text{ dB}$ $V_i = 2000\text{ mV}$; $G_v = -10\text{ dB}$	— — — —	0.1 0.05 0.1 0.1	— tbn — —	% % % %
RR	ripple rejection	$V_{r(RMS)} < 200\text{ mV}$ $f = 100\text{ Hz}$ $f = 40\text{ Hz to } 12.5\text{ kHz}$	tbn —	76 66	— —	dB dB
(S+N)/N	signal-plus-noise to noise ratio	unweighted; 20 Hz to 20 kHz RMS; $V_O = 2.0\text{ V}$; see Fig.6 CCIR 468-2 weighted; quasi peak; $V_O = 2.0\text{ V}$ $G_v = 0\text{ dB}$ $G_v = 12\text{ dB}$ $G_v = 20\text{ dB}$	— — — —	105 95 88 81	— — — —	dB dB dB dB

Sound fader control circuit

TEA6320

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$P_{no(RMS)}$	noise output power (RMS value) only contribution of TEA6320; power amplifier for 6 W	mute position; note 1	—	—	10	nW
α_B	crosstalk ($20 \log V_{bus(p-p)} / V_{o(RMS)}$) between bus inputs and signal outputs	note 2	—	110	—	dB
Source selector						
Z_i	input impedance		25	35	45	k Ω
α_S	input isolation of one selected source to any other input	$f = 1 \text{ kHz}$ $f = 12.5 \text{ kHz}$	— —	105 95	— —	dB dB
$V_{i(RMS)}$	maximum input voltage (RMS value)	THD < 0.5%; $V_{CC} = 8.5 \text{ V}$ THD < 0.5%; $V_{CC} = 7.5 \text{ V}$	— —	2.15 1.8	— —	V V
$V_{DC \text{ OFF}}$	DC offset voltage at source selector out by selection of any inputs		—	—	10	mV
Z_o	output impedance		—	80	120	Ω
R_L	output load resistance		10	—	—	k Ω
C_L	output load capacity		0	—	2500	pF
G_v	voltage gain, source selector		—	0	—	dB
Control part (source selector disconnected; source resistance 600 Ω)						
Z_i	input impedance volume input		100	150	200	k Ω
	input impedance loudness input		25	33	40	k Ω
Z_o	output impedance		—	80	120	Ω
R_L	output load resistance		2	—	—	k Ω
C_L	output load capacity		0	—	10	nF
$V_{i(RMS)}$	maximum input voltage (RMS value)	THD < 0.5%	—	2.15	—	V
V_{no}	noise output voltage	CCIR 468-2 weighted; quasi peak $G_v = 20 \text{ dB}$ $G_v = 0 \text{ dB}$ $G_v = -66 \text{ dB}$ mute position	— — — —	110 33 13 10	220 50 22 —	μV μV μV μV
G_c	total continuous control range		—	106	—	dB
	recommended control range		—	86	—	dB
G_{step}	step resolution		—	1	—	dB
	step error between any adjoining step		—	—	0.5	dB
ΔG_a	attenuator set error	$G_v = +20 \text{ to } -50 \text{ dB}$ $G_v = -51 \text{ to } -66 \text{ dB}$	— —	— —	2 3	dB dB
ΔG_t	gain tracking error	$G_v = +20 \text{ to } -50 \text{ dB}$	—	—	2	dB
α_m	mute attenuation	see Fig.8	100	110	—	dB
$V_{DC \text{ OFF}}$	DC step offset	$G_v = 0 \text{ to } -66 \text{ dB}$	—	0.2	10	mV
	between any adjoining step	$G_v = 20 \text{ to } 0 \text{ dB}$	—	tbm	15	mV
	between any step to mute	$G_v = 0 \text{ to } -66 \text{ dB}$	—	—	10	mV

Sound fader control circuit

TEA6320

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Volume I control and loudness						
G_c	continuous volume control range		–	51	–	dB
G_v	volume gain		–31	–	20	dB
G_{step}	step resolution		–	1	–	dB
L_B	maximum loudness boost	loudness on; referred to loudness off; boost is determined by external components $f = 40\text{ Hz}$ $f = 10\text{ kHz}$	– –	17 4.5	– –	dB dB
Bass control						
G_b	bass control, maximum boost	$f = 40\text{ Hz}$	14	15	16	dB
	maximum attenuation	$f = 40\text{ Hz}$	14	15	16	dB
G_{step}	step resolution (toggle switching)	$f = 40\text{ Hz}$	–	1.5	–	dB
	step error between any adjoining step	$f = 40\text{ Hz}$	–	–	0.5	dB
$V_{DC\ OFF}$	DC step offset in any bass position		–	–	20	mV
Treble control						
G_t	treble control, maximum boost	$f = 15\text{ kHz}$	11	12	13	dB
	maximum attenuation	$f = 15\text{ kHz}$	11	12	13	dB
	maximum boost	$f > 15\text{ kHz}$	–	–	15	dB
G_{step}	step resolution (toggle switching)	$f = 15\text{ kHz}$	–	1.5	–	dB
	step error between any adjoining step	$f = 15\text{ kHz}$	–	–	0.5	dB
$V_{DC\ OFF}$	DC step offset in any treble position		–	–	10	mV
Volume II, balance and fader control						
G_f	continuous attenuation fader and volume control range		53.5	55	56.5	dB
G_{step}	step resolution		–	1	2	dB
	attenuation set error		–	–	1.5	dB
Mute function (see Fig.9)						
a) Hardware mute						
V_{SW}	mute switch level ($2 \times V_{BE}$)		–	1.45	–	V
mute active:						
$V_{SW\ LOW}$	input level		–	–	1.0	V
I_{CH}	input current	$V_{SW\ LOW} = 1\text{ V}$	–300	–	–	μA
mute passive: level internally defined						
$V_{SW\ HIGH}$	saturation voltage		–	–	V_{CC}	V
t_{DMU}	delay until mute passive		–	–	0.5	ms
b) Zero crossing mute						
I_D	discharge current		0.3	0.6	1.2	μA
I_{CH}	charge current		–300	–150	–	μA
V_{SWDEL}	delay switch level ($3 \times V_{BE}$)		–	2.2	–	V
t_{DEV}	delay time	$C_m = 10\text{ nF}$	–	100	–	ms
V_{WIND}	window for audio signal zero crossing detection		–	30	40	mV

Sound fader control circuit

TEA6320

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Muting at power supply drop						
V _{CC-DROP}	supply drop for mute active		–	V ₁₉ – 0.7	–	V
Power on reset (when reset is active the GMU-bit (general mute) is set and the I ² C-bus receiver is in reset position)						
V _{CC}	increasing supply voltage start of reset		–	–	2.5	V
	end of reset		5.2	6.0	6.8	V
	decreasing supply voltage start of reset		4.2	5.0	5.8	V
Digital part						
I ² C-bus pins; see note 3						
V _{IH}	HIGH level input voltage		3	–	9.5	V
V _{IL}	LOW level input voltage		–0.3	–	+1.5	V
I _{IH}	HIGH level input current		–10	–	+10	μA
I _{IL}	LOW level input current		–10	–	+10	μA
V _{OL}	LOW level output voltage	I _L = 3 mA	–	–	0.4	V

Notes to the characteristics

1. The indicated values for output power assume a 6 W power amplifier at 4 Ω with 20 dB gain and a fixed attenuator of 12 dB in front of it. Signal-to-noise ratios exclude noise contribution of the power amplifier.
2. The transmission contains: total initialization with MAD and Subaddress for volume and 8 data words, see also definition of characteristics, clock frequency = 50 kHz, repetition burst rate = 400 Hz, maximum bus signal amplitude = 5 V_{p-p}
3. The AC characteristics are in accordance with the I²C-bus specification. Full specification of I²C-bus will be supplied on request.

I²C-BUS PROTOCOL**I²C-bus format**

S	SLAVE ADDRESS	A	SUBADDRESS	A	DATA	A	P
---	---------------	---	------------	---	------	---	---

Where:

S = start condition
 SLAVE ADDRESS (MAD) = 1000 0000
 A = acknowledge, generated by the slave
 SUBADDRESS (SAD) = see Table 1
 DATA = see Table 1
 P = STOP condition

If more than 1 byte of DATA is transmitted, then auto-increment of the significant subaddress is performed.

Sound fader control circuit

TEA6320

Subaddress

Table 1 Second byte after MAD

FUNCTION	BIT	MSB								LSB
		7	6	5	4	3	2	1	0	
volume/loudness	V	0	0	0	0	0	0	0	0	
fader front right	FFR	0	0	0	0	0	0	0	0	1
fader front left	FFL	0	0	0	0	0	0	0	1	0
fader rear right	FRR	0	0	0	0	0	0	0	1	1
fader rear left	FRL	0	0	0	0	0	0	1	0	0
bass	BA	0	0	0	0	0	0	1	0	1
treble	TR	0	0	0	0	0	0	1	1	0
switch	S	0	0	0	0	0	0	1	1	1
										significant subaddress

Definition of third byte

Table 2 Third byte after MAD and SAD

FUNCTION	BIT	MSB								LSB
		7	6	5	4	3	2	1	0	
volume/loudness	V	ZCM	LOFF	V5	V4	V3	V2	V1	V0	
fader front right	FFR	X	X	FFR5	FFR4	FFR3	FFR2	FFR1	FFR0	
fader front left	FFL	X	X	FFL5	FFL4	FFL3	FFL2	FFL1	FFL0	
fader rear right	FRR	X	X	FRR5	FRR4	FRR3	FRR2	FRR1	FRR0	
fader rear left	FRL	X	X	FRL5	FRL4	FRL3	FRL2	FRL1	FRL0	
bass	BA	X	X	X	BA4	BA3	BA2	BA1	BA0	
treble	TR	X	X	X	TR4	TR3	TR2	TR1	TR0	
switch	S	GMU	X	X	X	X	SC2	SC1	SC0	

Function of the bits:

V0 to V5	volume control
LOFF	switch loudness on/off
FRR0 to FRR5	fader control front right
FRL0 to FRL5	fader control front left
FRR0 to FRR5	fader control rear right
FRL0 to FRL5	fader control rear left
BA0 to BA4	bass control
TR0 to TR4	treble control
SC0 to SC2	source selector control
GMU	mute control for all outputs (general mute)
ZCM	zero crossing mode
X	don't care bits (logic 1 during testing)

Sound fader control circuit

TEA6320

Table 3 Volume setting

G _v (dB)	DATA					
	V5	V4	V3	V2	V1	V0
20	1	1	1	1	1	1
19	1	1	1	1	1	0
18	1	1	1	1	0	1
17	1	1	1	1	0	0
16	1	1	1	0	1	1
15	1	1	1	0	1	0
14	1	1	1	0	0	1
13	1	1	1	0	0	0
12	1	1	0	1	1	1
11	1	1	0	1	1	0
10	1	1	0	1	0	1
9	1	1	0	1	0	0
8	1	1	0	0	1	1
7	1	1	0	0	1	0
6	1	1	0	0	0	1
5	1	1	0	0	0	0
4	1	0	1	1	1	1
3	1	0	1	1	1	0
2	1	0	1	1	0	1
1	1	0	1	1	0	0
0	1	0	1	0	1	1
-1	1	0	1	0	1	0
-2	1	0	1	0	0	1
-3	1	0	1	0	0	0
-4	1	0	0	1	1	1
-5	1	0	0	1	1	0
-6	1	0	0	1	0	1
-7	1	0	0	1	0	0
-8	1	0	0	0	1	1
-9	1	0	0	0	1	0
-10	1	0	0	0	0	1
-11	1	0	0	0	0	0

Loudness on: the increment of the loudness characteristic is linear at every volume step in the range from +20 dB to -11 dB.

Sound fader control circuit

TEA6320

Table 3 Volume setting (continued)

G _v (dB)	DATA					
	V5	V4	V3	V2	V1	V0
-12	0	1	1	1	1	1
-13	0	1	1	1	1	0
-14	0	1	1	1	0	1
-15	0	1	1	1	0	0
-16	0	1	1	0	1	1
-17	0	1	1	0	1	0
-18	0	1	1	0	0	1
-19	0	1	1	0	0	0
-20	0	1	0	1	1	1
-21	0	1	0	1	1	0
-22	0	1	0	1	0	1
-23	0	1	0	1	0	0
-24	0	1	0	0	1	1
-25	0	1	0	0	1	0
-26	0	1	0	0	0	1
-27	0	1	0	0	0	0
-28	0	0	1	1	1	1
-29	0	0	1	1	1	0
-30	0	0	1	1	0	1
-31	0	0	1	1	0	0

Loudness characteristic is constant in a range from -11 dB to -31 dB.

Table 3 Volume setting (continued)

G _v (dB)	DATA					
	V5	V4	V3	V2	V1	V0
-28	0	0	1	0	1	1
.	.					
.	.					
.	.					
-31	0	0	0	0	0	0

Repetition of steps in a range from -28 dB to -31 dB.

Sound fader control circuit

TEA6320

Table 4 Fader setting

G _v (dB)	DATA					
	FRR5	FRR4	FRR3	FRR2	FRR1	FRR0
	FRL5	FRL4	FRL3	FRL2	FRL1	FRL0
	FFL5	FFL4	FFL3	FFL2	FFL1	FFL0
	FFR5	FFR4	FFR3	FFR2	FFR1	FFR0
0	1	1	1	1	1	1
-1	1	1	1	1	1	0
-2	1	1	1	1	0	1
-3	1	1	1	1	0	0
-4	1	1	1	0	1	1
-5	1	1	1	0	1	0
-6	1	1	1	0	0	1
-7	1	1	1	0	0	0
-8	1	1	0	1	1	1
-9	1	1	0	1	1	0
-10	1	1	0	1	0	1
-11	1	1	0	1	0	0
-12	1	1	0	0	1	1
-13	1	1	0	0	1	0
-14	1	1	0	0	0	1
-15	1	1	0	0	0	0
-16	1	0	1	1	1	1
-17	1	0	1	1	1	0
-18	1	0	1	1	0	1
-19	1	0	1	1	0	0
-20	1	0	1	0	1	1
-21	1	0	1	0	1	0
-22	1	0	1	0	0	1
-23	1	0	1	0	0	0
-24	1	0	0	1	1	1
-25	1	0	0	1	1	0
-26	1	0	0	1	0	1
-27	1	0	0	1	0	0
-28	1	0	0	0	1	1
-29	1	0	0	0	1	0
-30	1	0	0	0	0	1
-31	1	0	0	0	0	0
-32	0	1	1	1	1	1
-33	0	1	1	1	1	0
-34	0	1	1	1	0	1
-35	0	1	1	1	0	0
-36	0	1	1	0	1	1
-37	0	1	1	0	1	0
-38	0	1	1	0	0	1

Sound fader control circuit

TEA6320

G _v (dB)	DATA					
	FRR5	FRR4	FRR3	FRR2	FRR1	FRR0
	FRL5	FRL4	FRL3	FRL2	FRL1	FRL0
	FFL5	FFL4	FFL3	FFL2	FFL1	FFL0
	FFR5	FFR4	FFR3	FFR2	FFR1	FFR0
-39	0	1	1	0	0	0
-40	0	1	0	1	1	1
-41	0	1	0	1	1	0
-42	0	1	0	1	0	1
-43	0	1	0	1	0	0
-44	0	1	0	0	1	0
-45	0	1	0	0	1	0
-46	0	1	0	0	0	1
-47	0	1	0	0	0	0
-48	0	0	1	1	1	1
-49	0	0	1	1	1	0
-50	0	0	1	1	0	1
-51	0	0	1	1	0	0
-52	0	0	1	0	1	1
-53	0	0	1	0	1	0
-54	0	0	1	0	0	1
-55	0	0	1	0	0	0
mute	0	0	0	1	1	1
mute	0	0	0	1	1	0
mute	0	0	0	1	0	1
mute	0	0	0	1	0	0
mute	0	0	0	0	1	1
mute	0	0	0	0	1	0
mute	0	0	0	0	0	1
mute	0	0	0	0	0	0

For a particular range the data is always the same, only the subaddress changes.

Sound fader control circuit

TEA6320

Table 5 Bass setting

G _v (dB)	DATA				
	BA4	BA3	BA2	BA1	BA0
15	1	1	1	1	1
13.5	1	1	1	1	0
15	1	1	1	0	1
13.5	1	1	1	0	0
15	1	1	0	1	1
13.5	1	1	0	1	0
12	1	1	0	0	1
10.5	1	1	0	0	0
9	1	0	1	1	1
7.5	1	0	1	1	0
6	1	0	1	0	1
4.5	1	0	1	0	0
3	1	0	0	1	1
1.5	1	0	0	1	0
0 *	1	0	0	0	1
0 **	1	0	0	0	0
-1.5	0	1	1	1	1
-3	0	1	1	1	0
-4.5	0	1	1	0	1
-6	0	1	1	0	0
-7.5	0	1	0	1	1
-9	0	1	0	1	0
-10.5	0	1	0	0	1
-12	0	1	0	0	0
-13.5	0	0	1	1	1
-15	0	0	1	1	0
-13.5	0	0	1	0	1
-15	0	0	1	0	0
***	0	0	0	1	1
***	0	0	0	1	0
***	0	0	0	0	1
*** ****	0	0	0	0	0

* Recommended data word for step 0 dB.

** Result of 1.5 dB boost and 1.5 dB attenuation.

*** The last four bass control data words mute the bass response.

**** The last bass control and treble control data words (00000) enable the external equalizer connection.

Sound fader control circuit

TEA6320

Table 6 Treble setting

G _v (dB)	DATA				
	TR4	TR3	TR2	TR1	TR0
12	1	1	1	1	1
10.5	1	1	1	1	0
12	1	1	1	0	1
10.5	1	1	1	0	0
12	1	1	0	1	1
10.5	1	1	0	1	0
12	1	1	0	0	1
10.5	1	1	0	0	0
9	1	0	1	1	1
7.5	1	0	1	1	0
6	1	0	1	0	1
4.5	1	0	1	0	0
3	1	0	0	1	1
1.5	1	0	0	1	0
0 *	1	0	0	0	1
0 **	1	0	0	0	0
-1.5	0	1	1	1	1
-3	0	1	1	1	0
-4.5	0	1	1	0	1
-6	0	1	1	0	0
-7.5	0	1	0	1	1
-9	0	1	0	1	0
-10.5	0	1	0	0	1
-12	0	1	0	0	0
***	0	0	1	1	1
***	0	0	1	1	0
***	0	0	1	0	1
***	0	0	1	0	0
***	0	0	0	1	1
***	0	0	0	1	0
***	0	0	0	0	1
*** ****	0	0	0	0	0

* Recommended data word for step 0 dB.

** Result of 1.5 dB boost and 1.5 dB attenuation.

*** The last eight treble control data words select treble cut.

**** The last treble control and bass control data words (00000) enable the external equalizer connection.

Sound fader control circuit

TEA6320

Table 7 Loudness setting

CHARACTERISTIC	DATA L OFF
with loudness	0
linear	1


Table 8 Selected inputs

INPUTS	DATA		
	SC2	SC1	SC0
IAL, IAR stereo	1	1	1
IBL, IBR stereo	1	1	0
ICC, ICR stereo	1	0	1
IDL, IDR stereo	1	0	0
IMO, mono	0	X	X

Table 9 Mute mode

GMU	ZCM	mode
0	0	direct mute off
0	1	mute off delayed until the next zero crossing
1	0	direct mute
1	1	mute delayed until the next zero crossing



X = don't care bits (logic 1 during testing)



Purchase of Philips I²C components conveys a license under the Philips I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.


Sound fader control circuit

TEA6320



Sound fader control circuit

TEA6320



Sound fader control circuit

TEA6320







Fig. 6(a) Signal-to-noise ratio; noise weighted: CCIR468-2, quasi peak.

Fig. 6(b) Signal-to-noise ratio; $V_i = 2$ V; $P_{\max} = 6$ W.



Sound fader control circuit

TEA6320



Sound fader control circuit

TEA6320



delay switch level voltage is typically 2.2 V and is referenced to $3 \times V_{BE}$


Fig.9 Mute function diagram.

Sound fader control circuit

TEA6320



If the 20 dB gain is not required for the maximum volume position, it will be an advantage to use the maximum boost gain and then increased attenuation in the last section, Volume II.

Therefore the loudness will be at the correct place and a lower noise and offset voltage will be achieved.





Sound fader control circuit

TEA6320



Sound fader control circuit

TEA6320



Sound fader control circuit

TEA6320

Selection of input signals by using the zero crossing mute mode

A selection from input A (IAL) to input B (IBL) left sources produces a modulation click depending on the difference of the signal values at the time of switching.

At t_1 the maximum possible difference between signals is $7 V_{(p-p)}$ and gives a large click. Using the zero cross detector no modulation click is audible.

For example: The selection is enabled at t_1 , the microcontroller sets the zero cross bit ($ZCM = 1$) and then the mute bit ($GMU = 1$) via the I²C-bus. The output signal follows the input A signal, until the next zero crossing occurs and then activates mute.

After a fixed delay time at t_2 , the microcontroller sends the bits for input switching and mute inactive.

The output signal remains muted until the next signal zero crossing of input B (IBL) occurs, and then follows that signal.

The delay time $t_2 - t_1$ is e. g. 40 ms. Therefore is the capacity $CM = 3.3 \text{ nF}$. The zero cross function is working at the lowest frequency of 40 Hz determined by the CM capacitor.




Fig.15 Zero cross function; only one channel shown.

Sound fader control circuit

TEA6320

Loudness filter calculation example

Fig.16 shows the basic loudness circuit with an external low pass filter application. R_1 allows an attenuation range of 21 dB while the boost is determined by the gain stage V_2 . Both result in a loudness control range of +20 dB to -12 dB.

Defining $f_{\text{reference}}$ as the frequency where the level does not change while switching loudness on/off. The external resistor R_3 for $f_{\text{reference}} \rightarrow \infty$ can be calculated as

$$R_3 = R_1 \frac{10^{G_v/20}}{1 - 10^{G_v/20}}$$

with $G_v = -21$ dB and $R_1 = 33$ k Ω

$R_3 = 3.2$ k Ω is generated.

For the low pass filter characteristic the value of the external capacitor C_1 can be determined by setting a specific boost for a defined frequency and referring the gain to G_v at $f_{\text{reference}}$ as indicated above.

$$|j\omega C_1| = \frac{(R_1 + R_3) \times 10^{G_v/20} - R_3}{1 - 10^{G_v/20}}$$

For example: 3 dB boost at $f = 1$ kHz

$G_v = G_{v \text{ reference}} + 3$ dB = -18 dB;

$f = 1$ kHz and $C_1 = 100$ nF

If a loudness characteristic with additional high frequency boost is desired, an additional high pass section has to be included in the external filter circuit as indicated in the block diagram. A filter configuration that provides AC coupling avoids offset voltage problems.






Fig.16 Basic loudness circuit.


Sound fader control circuit

TEA6320


INTERNAL PIN CONFIGURATIONS

Pin 1: SDA (I²C-bus data)


Pin 3: Output left, rear
 Pin 4: Output left, front
 Pin 29: Output right, front
 Pin 30: Output right, rear




Pin 5: Treble control capacitor, left channel
 Pin 28: Treble control capacitor, right channel



Pin 6: Bass control capacitor output, left channel
 Pin 27: Bass control capacitor output, right channel



Pin 7: Bass control capacitor input, left channel
 Pin 27: Bass control capacitor input, right channel



Pin 8: Input volume 1 left, control part
 Pin 25: Input volume 1 right, control part

Pin equivalent circuits

V_{CC} = 8.5 V


(All values shown are typical DC values)

MED438


Fig.17(a) Internal circuits (continued in Fig.17(b)).

Sound fader control circuit


TEA6320




Pin 9: Input loudness left, control part
Pin 24: Input loudness right, control part




Pin 11: Input D left source
Pin 13: Input C left source
Pin 14: Input mono source
Pin 15: Input B left source
Pin 16: Input A left source
Pin 17: Input A right source
Pin 18: Input B right source
Pin 20: Input C right source
Pin 22: Input D right source



Pin 10: Output source selector, left channel
Pin 23: Output source selector, right channel



Pin 12: Mute control



Pin 19: Filtering for supply
Pin 21: Reference voltage

Pin equivalent circuits

$V_{CC} = 8.5 \text{ V}$


(All values shown are typical DC values)

MED439

Fig.17(b) Internal circuits (continued from Fig.17(a)).

Sound fader control circuit



TEA6320



Sound fader control circuit

TEA6320

PACKAGE OUTLINES



Sound fader control circuitTEA6320

SOLDERING**Plastic mini-packs****BY WAVE**

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 °C within 6 s. Typical dwell time is 4 s at 250 °C.

A modified wave soldering technique is recommended using two solder waves (dual-wave) in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder

particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45 °C.

**REPAIRING SOLDERED JOINTS
(BY HAND-HELD SOLDERING IRON OR
PULSE-HEATED SOLDER TOOL)**

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to 300 °C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages).

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

Plastic dual in-line packages**BY DIP OR WAVE**

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 s. The total contact time of successive solder waves must not exceed 5 s.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been preheated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C it must not be in contact for more than 10 s; if between 300 and 400 °C, for not more than 5 s.

Sound fader control circuit

TEA6320

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application Information	
Where application information is given, it is advisory and does not form part of the specification.	

Philips Semiconductors – a worldwide company

Argentina IEROD, Juramento 1.991 - 14°B, 1428 Buenos Aires,
Tel. (541)786-76-35, Fax. (541)786-93-67

Australia 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. (02)805 4455, Fax. (02)805 4466

Austria Triester Str. 64, 1101 WIEN,
Tel. (0222)60 101-0, Fax. (0222)60 101-1975

Belgium 80 Rue Des Deux Gares, B-1070 BRUXELLES,
Tel. (02)525 6111, Fax. (02)525 7246

Brazil Rua do Rocia 220, SAO PAULO-SP, CEP 04552,
P.O. Box 7383-CEP 01051,
Tel. (011)829-1166, Fax. (011)829-1849

Canada DISCRETE SEMICONDUCTORS: 601 Milner Ave,
SCARBOROUGH, ONTARIO, M1B 1M8, Tel. (416)292-5161
INTEGRATED CIRCUITS: 1 Eva Road, Suite 411, ETOBICOKE,
Ontario, M9C 4Z5, Tel. (416)626-6676

Chile Av. Santa Maria 0760, SANTIAGO,
Tel. (02)77 38 16

Colombia Carrera 21 No. 56-17, BOGOTA, D.E., P.O. Box 77621,
Tel. (01)249 7624

Denmark Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,
Tel. (32)88 3333, Fax. (32)96 0125

Finland Sinikalliontie 3, SF-02630 ESPOO,
Tel. 358-0-52061, Fax. 358-0-520971

France 117 Quai du Président Roosevelt, 92134 ISSY-LES-
MOULINEAUX Cedex,
Tel. (01)409 38 000, Fax. (01)409 38 127

Germany Burchardstrasse 19, D-2 HAMBURG 1,
Tel. (040)3296-0, Fax. (040)3296 213

Greece No. 15, 25th March Street, GR 17778 TAVROS,
Tel. (01)4894 339/4894 911

Hong Kong 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAICHUNG,
Tel. (0)42 45 121, Fax. (0)48 06 960

India Shrivastava Estate 'A' Block, P.O. Box 6598, 254-D Dr. Annie
Besant Rd., BOMBAY-40018,
Tel. (022)4921 500/4921 515, Fax. (022)494 1 9063

Indonesia Setiabudi 11 Building, 6th Fl., Jalan H.R. Rasuna Said,
P.O. Box 223/KBY, Kuningan, JAKARTA 12910,
Tel. (021)517 995

Ireland Newstead, Clonskeagh, DUBLIN 14,
Tel. (01)69 33 55, Fax. (01)69 78 56

Italy V. Le F. Testi, 327, 20162-MILANO,
Tel. (02)6752 2642, Fax. (02)6752 2648

Japan Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKIO 108,
Tel. (03)3740 5101, Fax. (03)37400 570

Korea (Republic of) Philips House, 260-199 Itaewon-dong,
Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022

Malaysia No. 76 Jalan Universiti, 46200 PETALING JAYA,
SELANGOR, Tel. (03)7755 1088, Fax. (03)757 4880

Mexico Paseo Triunfo de la Republica, No. 215 Local 5, Cd Juarez
CHI HUA HUA 32340, Tel. (16)18-67-01/18-67-02

Netherlands Postbus 90050, 5600 PB EINDHOVEN,
Tel. (040)78 37 49, Fax. (040)78 83 99

New Zealand 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. (09)894-160, Fax. (09)897-811

Norway Box 1, Manglerud 0612, OSLO,
Tel. (02)74 8000, Fax. (02)74 8341

Pakistan Philips Markaz, M.A. Jinnah Rd., KARACHI-3,
Tel. (021)725 772

Peru Carretera Central 6.500, LIMA 3, Apartado 5612,
Tel. (14)35 00 59

Philippines PHILIPS SEMICONDUCTORS PHILIPPINES Inc.,
106 Valero St. Salcedo Village, P.O. Box 911, MAKATI,
Metro MANILA, Tel. (2)810-0161, Fax. (2)817 3474

Portugal Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex,
Tel. (019)68 31 21, Fax. (019)65 80 13

Singapore Lorong 1, Toa Payoh, SINGAPORE 1231,
Tel. 3502 000, Fax. 25 16 500

South Africa 195-215 Main Road, JOHANNESBURG 2000,
P.O. Box 7430, Tel. (011)8893 911, Fax. (011)8893 191

Spain Balmes 22, 08007 BARCELONA,
Tel. (03)301 63 12, Fax. (03)301 42 43

Sweden Tegeluddsvägen 1, S-11584 STOCKHOLM,
Tel. (08)7821 000, Fax. (08)782 9002

Switzerland Allmendstrasse 140-142, CH-8027 ZÜRICH,
Tel. (01)488 22 11, Fax. (01)482 85 95

Taiwan 581 Min Sheng East Road, P.O. Box 22978,
TAIPEI 10446, Tel. (2)509 7666, Fax. (2)500 5899

Thailand PHILIPS ELECTRICAL Co. of THAILAND Ltd.,
60/14 MOO 11, Bangna - Trad Road Km. 3
Prakanong, BANGKOK 10260,
Tel. (2)399-3280 to 9, (2)398-2083, Fax. (2)398-2080

Turkey Talatpasa Cad. No. 5, 80640 LEVENT/ISTANBUL,
Tel. (01)179 2770, Fax. (01)169 3094

United Kingdom Philips Semiconductors Limited, P.O. Box 65,
Philips House, Torrington Place, LONDON, WC1E 7HD,
Tel. (071)436 41 44, Fax. (071)323 03 42

United States INTEGRATED CIRCUITS:
811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. (800)227-1817, Ext. 900, Fax. (408)991-3581
DISCRETE SEMICONDUCTORS: 2001 West Blue Heron Blvd.,
P.O. Box 10330, RIVIERA BEACH, FLORIDA 33404,
Tel. (407)881-3200, Fax. (407)881-3300

Uruguay Coronel Mora 433, MONTEVIDEO,
Tel. (02)70-4044

Venezuela Calle 6, Ed. Las Tres Jotas, CARACAS, 1074A,
App. Post. 78117, Tel. (02)241 75 09

Zimbabwe 62 Mutare Road, HARARE, P.O. Box 994,
Tel. 47 211

For all other countries apply to: Philips Semiconductors,
International Marketing and Sales, Building BAF-1,
P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands,
Telex 35000 phtcnl, Fax. +31-40-724825

SCD9

© Philips Export B.V. 1992

All rights are reserved. Reproduction in whole or in part is
prohibited without the prior written consent of the copyright
owner.

The information presented in this document does not form part
of any quotation or contract, is believed to be accurate and
reliable and may be changed without notice. No liability will be
accepted by the publisher for any consequence of its use.
Publication thereof does not convey nor imply any license under
patent- or other industrial or intellectual property rights.

Printed in The Netherlands

Date of release: 8-92

9397 703 80011

Philips Semiconductors



35

PHILIPS

033821 ✓