INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC02 1996 Jan 17



### **Preliminary specification**

## 8-bit high-speed analog-to-digital converter with gain and offset controls

## TDA8785

### FEATURES

- 8-bit analog-to-digital converter (ADC)
- 8-bit digital-to-analog converter (DAC)
- Sampling rate up to 30 Msps for both ADC and DAC
- Binary or two's complement 3-state TTL outputs
- TTL compatible inputs and outputs
- 100 MHz variable gain amplifier (0 to 20 dB) externally controlled
- All analog inputs and outputs are differential (can also be used in single-ended format)
- Analog input signal from 0.1 to 1.0 V (p-p) differential
- Offset amplifier with:
  - slow offset control (±250 mV)
  - fast offset control (±500 mV) eventually driven by internal DAC
- ADC output code of 8 (typ.) when analog input signal and offset correction inputs are 0 V

- Gain, slow offset control inputs and DAC output swing of 1.5 V (p-p) range (2.75  $\pm 0.75$  V)
- 2.75 V reference voltage
- Internal references for ADC and DAC.

### **GENERAL DESCRIPTION**

The TDA8785 is an 8-bit analog-to-digital converter with gain and offset controls for the input signal. An internal 8-bit DAC provides digital adjustment of the different input offsets.

#### **APPLICATIONS**

- CCD type of systems
- Scanner
- Copier
- Video acquisition.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>CCA1</sub>	analog supply voltage 1		4.75	5.0	5.25	V
V <sub>CCA2</sub>	analog supply voltage 2		4.75	5.0	5.25	V
V <sub>CCD</sub>	digital supply voltage		4.75	5.0	5.25	V
V <sub>CCO</sub>	TTL output supply voltage		4.75	5.0	5.25	V
I <sub>CCA</sub>	analog supply current		-	80	-	mA
I <sub>CCD</sub>	digital supply current		-	30	-	mA
I <sub>CCO</sub>	TTL output supply current		-	9	-	mA
INL	integral non-linearity	0 to 20 dB gain; ramp input	-	±0.7	tbf	LSB
DNL	differential non-linearity	0 to 20 dB gain; ramp input	-	±0.4	tbf	LSB
f <sub>clk(max)</sub>	maximum clock frequency	ADC and DAC	30	-	-	MHz
В	controlled gain amplifier bandwidth		_	100	_	MHz
P <sub>tot</sub>	total power dissipation		-	600	-	mW

#### **ORDERING INFORMATION**

TYPE	PACKAGE							
NUMBER	NAME	DESCRIPTION	VERSION					
TDA8785H	QFP44	plastic quad flat package; 44 leads (lead length 1.3 mm); body $10 \times 10 \times 1.75$ mm	SOT307-2					

### QUICK REFERENCE DATA

## TDA8785

### **BLOCK DIAGRAM**



## TDA8785

### PINNING

SYMBOL	PIN	DESCRIPTION
V <sub>CCA1</sub>	1	analog supply voltage 1 (+5 V)
V <sub>CCA2</sub>	2	analog supply voltage 2 (+5 V)
AGND1	3	analog ground 1
AGND2	4	analog ground 2
DEC2	5	decoupling input 2
В	6	bandwidth adjustment node input
V <sub>RB</sub>	7	ADC reference voltage output bottom (decoupling)
V <sub>DACO(n)</sub>	8	DAC negative voltage output
V <sub>DACO(p)</sub>	9	DAC positive voltage output
V <sub>FSDAC(p)</sub>	10	DAC full-scale positive control voltage
		input
V <sub>FSDAC(n)</sub>	11	DAC full-scale negative control
		voltage input
DA7	12	DAC TTL input; bit 7 (MSB)
DA6	13	DAC TTL input; bit 6
DA5	14	DAC TTL input; bit 5
DA4	15	DAC TTL input; bit 4
DA3	16	DAC TTL input; bit 3
DA2	17	DAC TTL input; bit 2
DA1	18	DAC TTL input; bit 1
DA0	19	DAC TTL input; bit 0 (LSB)
CLKDAC	20	DAC clock input
DGND	21	digital ground
CLKADC	22	ADC clock input
V <sub>CCD</sub>	23	digital supply voltage (+5 V)

SYMBOL	PIN	DESCRIPTION
OGND	24	output ground
V <sub>CCO</sub>	25	output supply voltage (+5 V)
AD0	26	output data; bit 0 (LSB)
AD1	27	output data; bit 1
AD2	28	output data; bit 2
AD3	29	output data; bit 3
AD4	30	output data; bit 4
AD5	31	output data; bit 5
AD6	32	output data; bit 6
AD7	33	output data; bit 7 (MSB)
OF	34	output format input
DEC1	35	decoupling input 1
V <sub>ref</sub>	36	reference voltage output (2.75 V)
V <sub>SOFF(p)</sub>	37	slow offset amplifier positive voltage input
V <sub>SOFF(n)</sub>	38	slow offset amplifier negative voltage input
V <sub>FSAD(p)</sub>	39	gain control positive voltage input
V <sub>FSAD(n)</sub>	40	gain control negative voltage input
V <sub>FOFF(n)</sub>	41	fast offset amplifier negative voltage input
V <sub>FOFF(p)</sub>	42	fast offset amplifier positive voltage input
V <sub>i(p)</sub>	43	analog positive voltage input
V <sub>i(n)</sub>	44	analog negative voltage input



### FUNCTIONAL DESCRIPTION

The TDA8785 is composed of an 8-bit ADC (30 Msps), a wide-band gain amplifier, an input offset amplifier and an 8-bit dynamic adjustment DAC.

#### Input signal

Two input pins are provided to apply a differential input signal with a wide range (100 to 1000 mV differential). It is also possible to apply a single signal by setting a DC voltage on one of the differential pins and supplying the signal to the other.

#### Controlled gain amplifier

The gain amplifier is used to adjust the wide input signal range to the fixed ADC input range of 1 V (p-p).

A large gain of 20 dB can be achieved with low-noise behaviour and a large bandwidth of 100 MHz to correctly amplify square type signals with step edges. Using pin 6, it is possible to reduce the internal bandwidth of the gain amplifier via an external capacitor and thus improve its noise behaviour. The gain amplifier is controlled via an external differential voltage (single input can also be applied).

#### Input offset amplifier and adjustment DAC

The Input offset amplifier contains two different control inputs (which can also be single):

- Slow offset control, for slow variation characteristics (e.g. temperature, supply voltage, etc.)
- Fast offset control, for correction related to the clock rate.

Slow offset control is carried out by an external voltage while fast offset control is digitally carried out via the internal 8-bit DAC with external connections of the respective pins V<sub>DACO(n)</sub>, V<sub>DACO(p)</sub>, V<sub>FOFF(n)</sub> and V<sub>FOFF(p)</sub>.

The internal 8-bit DAC operates at the ADC clock rate to allow dynamic corrections on the input signal chain based on the signal processing information carried out after the digital conversion. The output voltage amplitude of the DAC can be controlled via a different input voltage (which can also be single) in a range of  $\pm 25\%$  with a 150  $\Omega$  DAC output load.

The DAC can also be used for the gain or the slow offset control with some external DC voltage adaptations and can be considered as a separate function of the ADC chain. The DAC can be used independently, for example as a video DAC.

### 8-bit ADC

The 8-bit ADC converts a signal of 1 V (p-p) from the controlled gain amplifier into an 8-bit coded digital word at a maximum rate of 30 Msps. Its reference voltage is supplied by the general voltage regulator. The output data format can either be binary, two's complement or 3-state by selecting pin OF.

When all the differential inputs on the offset amplifier  $(V_{SOFF(p)}, V_{SOFF(n)}, V_{FOFF(n)}, V_{FOFF(p)}, V_{i(p)} \text{ and } V_{i(n)})$  are at 0 V (equivalent to both inputs short-circuited), the output code of the ADC is code 8.

### Internal voltage regulator

An internal voltage regulator provides all the references for the different blocks. A stable 2.75 V voltage reference output is provided for use in the application environment. One application is to connect all the slow control inputs (V<sub>FSDAC(p)</sub>, V<sub>FSDAC(n)</sub>, V<sub>SOFF(p)</sub>, V<sub>SOFF(n)</sub>, V<sub>FSAD(p)</sub> and V<sub>FSAD(n)</sub>) to this reference, either to their two differential inputs to get the nominal settings or to one of the differential inputs to have easy single-input control.

All these control inputs have the same control range.

### TDA8785

### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CCA</sub>	analog supply voltage		-0.3	+7.0	V
V <sub>CCD</sub>	digital supply voltage		-0.3	+7.0	V
V <sub>cco</sub>	output supply voltage		-0.3	+7.0	V
$\Delta V_{CC}$	supply voltage difference between				
	V <sub>CCA</sub> and V <sub>CCD</sub>		-1.0	+1.0	V
	V <sub>CCD</sub> and V <sub>CCO</sub>		-1.0	+1.0	V
	$V_{CCA}$ and $V_{CCO}$		-1.0	+1.0	V
VI	input voltage	referenced to AGND	-0.3	+7.0	V
V <sub>clk(p-p)</sub>	clock input voltage for switching (peak-to-peak value)	referenced to DGND	-	V <sub>CCD</sub>	V
lo	output current		-	6	mA
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	operating ambient temperature		0	70	°C
Tj	junction temperature		-	150	°C

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient in free air	75	K/W

## TDA8785

### CHARACTERISTICS

 $\begin{array}{l} V_{CCA1} = V_{CCA2} = V_{CCD} = V_{CCO} = 4.75 \ \text{to} \ 5.25 \ \text{V}; \ \text{AGND}, \ \text{DGND} \ \text{and} \ \text{OGND} \ \text{short-circuited} \ \text{together}; \\ V_{CCA} \ \text{to} \ V_{CCD} = V_{CCD} \ \text{to} \ V_{CCO} = -0.25 \ \text{to} \ +0.25 \ \text{V}; \ T_{amb} \ = 0 \ \text{to} \ 70 \ ^{\circ}\text{C}; \\ \text{typical values measured} \ \text{at} \ V_{CCA} = V_{CCD} = V_{CCO} = 5 \ \text{V} \ \text{and} \ T_{amb} = 25 \ ^{\circ}\text{C}; \ \text{unless otherwise specified}. \end{array}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies	1	1			1	
V <sub>CCA1</sub>	analog supply voltage 1		4.75	5.0	5.25	V
V <sub>CCA2</sub>	analog supply voltage 2		4.75	5.0	5.25	V
V <sub>CCD</sub>	digital supply voltage		4.75	5.0	5.25	V
V <sub>CCO</sub>	TTL output supply voltage		4.75	5.0	5.25	V
I <sub>CCA</sub>	analog supply current		-	80	_	mA
I <sub>CCD</sub>	digital supply current		-	30	_	mA
I <sub>CCO</sub>	TTL output supply current		-	9	_	mA
Reference	voltages (pins V <sub>ref</sub> and V <sub>RB</sub> )	1				
V <sub>ref</sub>	output reference voltage		2.60	2.75	2.90	V
V <sub>line</sub>	line regulation voltage	V <sub>CCA</sub> = 4.75 to 5.25 V	-	4	_	mV
I <sub>LO</sub>	output load current		-1	-	-	mA
V <sub>RB</sub>	reference voltage output bottom (decoupling)		-	V <sub>CCA</sub> – 2.5	_	V
V <sub>osB</sub>	offset voltage bottom	code 0 – V <sub>RB</sub>	-	250	_	mV
$\Delta V_{ADC}$	ADC reference voltage difference	between code 0 and 255	-	1	_	V
Analog inp	uts (pins V <sub>I(p)</sub> and V <sub>I(n)</sub> ); see Table 1					
V <sub>i(p-p)</sub>	differential input voltage	0 dB gain	_	1000	_	mV
	$V_{i(p)} - V_{i(n)}$ (peak-to-peak value)	20 dB gain	_	100	_	mV
VI	DC input voltage		-	3.0	-	V
li	input current		-	10	_	μA
Zi	input impedance		-	20	_	kΩ
Ci	input capacitance		-	1	_	pF
Fast amplif	ier inputs (pins V <sub>FOFF(p)</sub> and V <sub>FOFF(</sub>	<sub>n)</sub> ); DC parameters				
V <sub>FOFF(p)</sub>	input voltage	0 dB gain	-	500	_	mV
		20 dB gain	-	50	-	mV
V <sub>FOFF(n)</sub>	input voltage	0 dB gain	-	500	-	mV
		20 dB gain	-	50	-	mV
VI	DC input voltage		-	V <sub>CCA -</sub> 0.25	-	V
l <sub>i</sub>	input current		-	10	-	μA
Zi	input impedance		-	20	-	kΩ
Ci	input capacitance		l_	1	_	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Slow offset amplifier inputs (pins V <sub>SOFF(p)</sub> and V <sub>SOFF(n)</sub> ) gain amplifier at 0 dB; note 1VosoFf(p) = 2 V; V <sub>SOFF(n</sub> = 2.75 V0.25-VVosoFf(p) = 2.75 V-0-VVSOFF(p) = 2.75 V-0-VVSOFF(p) = 2.75 V-0-VVSOFF(p) = 2.75 V-0-VVSOFF(p) = 2.75 V-+0.25-VVSOFF(p) = 2.75 V-+0.25-VVSOFF(p) = 2.75 V-10-µAOffset reference code; Tamb = 25 °COFSREoffset reference (ADC output code)V(p) = V(n); VSOFF(p) = VFOFF(n); VSOFF(p) = VSOFF(n); amplifier gain set at 0 dB-codGain control inputs (pins VFAD(p) and VFSAD(p)); see Fig.70dBGv(min)minimum voltage gainVFSAD(p) = 3.5 V; VFSAD(n) = 2.75 V0dBGv(max)maximum voltage gainVFSAD(p) = 3.5 V; VFSAD(n) = 2.75 VdBIiinput current-10-µADAC full-scale control inputs (pins VFSDAC(p) and VFSDAC(n)) 150 Ω output load on pins V <sub>DACO(p)</sub> and V <sub>DACOsee Table 3-10-µA</sub>						
V <sub>os</sub>	offset voltage at ADC input		-	-0.25	-	V
			-	0	-	V
			_	+0.25	_	V
li	input current		-	10	-	μA
Offset refe	rence code; T <sub>amb</sub> = 25 °C					
OFSRE	offset reference (ADC output code)	$V_{i(p)} = V_{i(n)};$	-	8	-	code
OFSER	offset reference error on code 8	$V_{SOFF(p)} = V_{SOFF(n)};$	tbf	0	tbf	code
Gain contro	ol inputs (pins V <sub>FSAD(p)</sub> and V <sub>FSAD(n)</sub>	); see Fig.7				
G <sub>v(min)</sub>	minimum voltage gain		-	-	0	dB
G <sub>v(max)</sub>	maximum voltage gain		20	-	_	dB
l <sub>i</sub>	input current		-	10	-	μA
	u /	nd V <sub>FSDAC(n)</sub> ) 150 Ω outpι	It load or	n pins V <sub>DACO(</sub>	<sub>p)</sub> and V	DACO(n);
V <sub>DACO(n)</sub>	DAC output voltage (pin 8)	code 0 at DAC inputs	-	V <sub>CCA</sub>	-	V
		$V_{FSDAC(p)} = 2 V;$	-	V <sub>CCA</sub> - 0.4	-	V
		V <sub>FSDAC(p)</sub> = 2.75 V;	-	V <sub>CCA</sub> - 0.5	-	V
		$V_{FSDAC(p)} = 3.5 V;$	-	V <sub>CCA</sub> - 0.6	-	V
li	input current		-	2	_	μA
Bandwidth	adjustment node input (pin B); see	Fig.6				
Z <sub>i</sub>	input impedance		_	500	-	Ω
8-bit DAC;	f <sub>clk</sub> = 30 MHz, ramp input; T <sub>amb</sub> = 25	5°C			_	
Zo	output impedance		-	150	-	Ω
INL	integral non-linearity		-	±0.4	tbf	LSB
DNL	differential non-linearity		_	±0.4	tbf	LSB

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Digital inpu	Its (pins CLKDAC, CLKADC and E	DA7 to DA0)		1		
V <sub>IL</sub>	LOW level input voltage		0	_	0.8	V
V <sub>IH</sub>	HIGH level input voltage		2.0	_	V <sub>CCD</sub>	V
I <sub>IL</sub>	LOW level input current	V <sub>clk</sub> = 0.4 V	-400	-	-	μA
I <sub>IH</sub>	HIGH level input current	V <sub>clk</sub> = 2.7 V	-	-	100	μA
Z <sub>i</sub>	input impedance	f <sub>clk</sub> = 10 MHz	-	4	_	kΩ
Ci	input capacitance	f <sub>clk</sub> = 10 MHz	-	4.5	_	pF
ADC outpu	t format (pin OF); see Table 2					
V <sub>IL</sub>	LOW level input voltage		0	-	0.2	V
V <sub>IH</sub>	HIGH level input voltage		2.6	_	V <sub>CCD</sub>	V
VI	input voltage in high impedance state		-	1.15	-	V
IIL	LOW level input current	V <sub>clk</sub> = 0.4 V	-370	-300	_	μA
I <sub>IH</sub>	HIGH level input current	V <sub>clk</sub> = 2.7 V	_	300	450	μA
ADC digita	loutputs	-				
V <sub>OL</sub>	LOW level output voltage	$I_{OL} = 2 \text{ mA}$	0	_	0.6	V
V <sub>OH</sub>	HIGH level output voltage	I <sub>OH</sub> = -0.4 mA	2.4	_	V <sub>CCO</sub>	V
ADC and D	AC switching; see Fig.4			•		
f <sub>clk(max)</sub>	maximum clock frequency	note 2	30	-	-	MHz
t <sub>CPH</sub>	clock pulse width HIGH		12	_	_	ns
t <sub>CPL</sub>	clock pulse width LOW		12	_	_	ns
Analog pro	cessing; note 3					
INL	integral non-linearity	ramp input (full scale); 0 to 20 dB gain	-	±0.7	tbf	LSB
DNL	differential non-linearity	ramp input (full scale); 0 to 20 dB gain		±0.4	tbf	LSB
S/N	signal-to-noise ratio	f <sub>i</sub> = 4.43 MHz				
	(without harmonics)	0 dB gain	-	47	-	dB
		10 dB gain	_	45	-	dB
		20 dB gain	_	43	-	dB
В	bandwidth	–3 dB	_	100	_	MHz
ts	settling time	note 4	-	2	-	code

## TDA8785

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Timing	1	1			-	4
ADC DIGITAL	_ OUTPUTS (C <sub>L</sub> = 15 pF)					
t <sub>ds</sub>	sampling delay time		-	1.5	-	ns
t <sub>h</sub>	output hold time		7	-	-	ns
t <sub>d</sub>	output delay time		-	-	16	ns
DAC OUTPU	TS (PINS $V_{DACO(p)}$ and $V_{DACO(n)}$ )	•		1	1	
t <sub>SU; DAT</sub>	data set-up time	note 5	-0.3	-	-	ns
t <sub>HD; DAT</sub>	data hold time	note 5	_	_	2	ns
t <sub>S</sub>	DAC settling time (1% accuracy)	$R_L$ = 150 Ω; $C_L$ = 15 pF	_	8	_	ns
3-STATE OUT	PUT DELAY TIMES (see Fig.5)	•		1	1	
t <sub>dZH</sub>	enable HIGH		-	12	14	ns
t <sub>dZL</sub>	enable LOW		-	10	12	ns
t <sub>dHZ</sub>	disable HIGH		-	58	62	ns
t <sub>dLZ</sub>	disable LOW		_	70	74	ns

#### Notes

- 1. Vos is proportional to the amplifier gain. For instance, Vos at 20 dB is the one indicated at 0 dB multiplied by 10.
- 2. It is recommended that the rise and fall times of the clock are >1 ns. In addition a good layout for the digital and analog grounds is recommended.
- Analog processing from signal inputs or fast offset amplifier inputs to ADC digital output; f<sub>clk</sub> = 30 MHz; no external filtering on pin 6 (B).
- 4. Settling time is the number of code variations at the ADC output, after one clock period settling. A full-scale jump is applied at the DAC inputs, with the DAC output (square signal) connected to the fast offset amplifier input. ADC and DAC clock signals (CLKADC and CLKDAC) are in phase.
- 5. The data set-up time (t<sub>SU; DAT</sub>) is the minimum period preceding the rising edge of the clock, that the input data must be stable in order to be correctly registered. A negative set-up time indicates that the data may be initiated after the rising edge and still be recognized. The data set hold time (t<sub>HD; DAT</sub>) is the minimum period following the rising edge of the clock, that the input data must be stable in order to be correctly registered. A negative set-up time indicates that the data may be initiated after the rising edge of the clock, that the input data must be stable in order to be correctly registered. A negative hold time indicates that the data may be released prior to the rising edge and still be recognized.

## TDA8785

Table 1	Output coding and input voltage (typical values; referenced to AGND, $V_{i(p)} - V_{i(n)} = 1 V (p-p)$ , 0 dB gain, no
	offset correction

STEP	BINARY OUTPUT BITS					TWO'S COMPLEMENT OUTPUT BITS											
SIEF	V <sub>i(p)</sub> – V <sub>i(n)</sub>	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
Underflow	<-0.032	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
0	-0.032	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	_	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1
	_																
8	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0
	_																
254	_	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1	0
255	0.968	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1
Overflow	>0.968	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1

### Table 2 OF input coding

OF	AD0 to AD7			
0	active, two's complement			
1	high impedance			
open circuit <sup>(1)</sup>	active, binary			

#### Note

1. Use  $C \ge 10 \text{ pF}$  to DGND.

Table 3Input coding and DAC output voltages (typical values; referenced to  $V_{CCA}$  regardless of the offset voltage); $V_{FSDAC(p)} = V_{FSDAC(n)}$ 

	BINARY INPUT DATA								DAC OUTPUT VOLTAGES (V)			
CODE	DAZ	DAG	DAC		DAG		DA1	DA0	<b>Z</b> <sub>L</sub> = 10 kΩ		<b>Z</b> <sub>L</sub> = 150 Ω	
	DA7	DA6	DA5	DA4	DA3	DA2			V <sub>DACO(p)</sub>	V <sub>DACO(n)</sub>	V <sub>DACO(p)</sub>	V <sub>DACO(n)</sub>
0	0	0	0	0	0	0	0	0	-1.0	0	-0.5	0
1	0	0	0	0	0	0	0	1	_	_	-	_
	-		-		-				•	•	•	•
128	1	0	0	0	0	0	0	0	-0.5	-0.5	-0.25	-0.25
	-		-		-							
254	1	1	1	1	1	1	1	0	_	_	_	_
255	1	1	1	1	1	1	1	1	0	-1.0	0	-0.5









TDA8785

## 8-bit high-speed analog-to-digital converter with gain and offset controls



#### 1996 Jan 17

## TDA8785

### INTERNAL PIN CONFIGURATIONS



TDA8785

## 8-bit high-speed analog-to-digital converter with gain and offset controls



#### 1996 Jan 17

## TDA8785

### **APPLICATION INFORMATION**



## TDA8785

### PACKAGE OUTLINE



## TDA8785

### SOLDERING

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

#### **Reflow soldering**

Reflow soldering techniques are suitable for all QFP packages.

The choice of heating method may be influenced by larger plastic QFP packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Handbook" (order code 9397 750 00192).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

#### Wave soldering

Wave soldering is **not** recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

## If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

#### Even with these conditions, do not consider wave soldering the following packages: QFP52 (SOT379-1), QFP100 (SOT317-1), QFP100 (SOT317-2), QFP100 (SOT382-1) or QFP160 (SOT322-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### **Repairing soldered joints**

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

### TDA8785

#### DEFINITIONS

Data sheet status					
Objective specification	This data sheet contains target or goal specifications for product development.				
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.				
Product specification	This data sheet contains final product specifications.				
Limiting values					
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					
Application information					

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.