

DATA SHEET

TDA8706A

**6-bit analog-to-digital converter
with multiplexer and clamp**

Product specification
File under Integrated Circuits, IC02

1996 Jul 30

6-bit analog-to-digital converter with multiplexer and clamp

TDA8706A

FEATURES

- 6-bit resolution
- Binary 3-state CMOS outputs
- CMOS compatible digital inputs
- 3 multiplexed video inputs
- R, G and B clamps on code 0
- Single 6-bit ADC operation allowed up to 40 MSPS
- External control of clamping level
- Internal reference voltage (external reference allowed)
- Power dissipation only 36 mW (typical)
- Operating temperature of -40 to $+85$ °C
- Operating between 2.7 and 5.5 V.

APPLICATIONS

- General purpose video applications
- R, G and B signals
- Automotive (car navigation)
- LCD systems
- Frame grabber.

GENERAL DESCRIPTION

The TDA8706A is a 6-bit analog-to-digital converter (ADC) with 3 analog multiplexed inputs. Each input has an analog clamp on code 0 for RGB video processing. Clamping level can also be adjusted externally up to code 20. It can also be used as a single 6-bit ADC.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DDA}	analog supply voltage		2.7	3.0	5.5	V
V_{DDD}	digital supply voltage		2.7	3.0	5.5	V
V_{DDO}	output stages supply voltage		2.7	3.0	5.5	V
I_{DDA}	analog supply current		–	7	10	mA
I_{DDD}	digital supply current		–	4	6	mA
I_{DDO}	output stages supply current	$f_{clk} = 40$ MHz; ramp input	–	1	1.5	mA
INL	integral non-linearity	$f_{clk} = 40$ MHz; ramp input; $T_{amb} = 25$ °C	–	± 0.25	± 0.6	LSB
DNL	differential non-linearity	$f_{clk} = 40$ MHz; ramp input; $T_{amb} = 25$ °C	–	± 0.20	± 0.5	LSB
$f_{clk(max)}$	maximum clock frequency		40	–	–	MHz
P_{tot}	total power dissipation	$f_{clk} = 40$ MHz; ramp input 3 V supplies	–	36	–	mW
		5.5 V supplies	–	–	96	mW

ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
TDA8706AM	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1

6-bit analog-to-digital converter
with multiplexer and clamp

TDA8706A

BLOCK DIAGRAM





Fig.1 Block diagram.

6-bit analog-to-digital converter with multiplexer and clamp

TDA8706A

PINNING

SYMBOL	PIN	DESCRIPTION
SR	1	select input RED
SG	2	select input GREEN
SB	3	select input BLUE
CLP	4	clamping pulse input (positive pulse)
V _{DDA}	5	analog supply voltage
V _{RB}	6	reference voltage BOTTOM input
V _{SSA}	7	analog ground
RED	8	RED input
GREEN	9	GREEN input
BLUE	10	BLUE input
V _{CLPR}	11	RED clamping voltage level input
V _{CLPB}	12	BLUE clamping voltage level input
V _{CLPG}	13	GREEN clamping voltage level input
V _{SSO}	14	digital output ground
D0	15	digital voltage output; bit 0 (LSB)
D1	16	digital voltage output; bit 1
D2	17	digital voltage output; bit 2
D3	18	digital voltage output; bit 3
D4	19	digital voltage output; bit 4
D5	20	digital voltage output; bit 5
V _{DDO}	21	supply voltage for output stage
V _{SSD}	22	digital ground
V _{DDD}	23	digital supply voltage
CLK	24	clock input



6-bit analog-to-digital converter with multiplexer and clamp

TDA8706A

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_{DDA}	analog supply voltage	-0.3	+7.0	V
V_{DDD}	digital supply voltage	-0.3	+7.0	V
ΔV_{DD}	supply voltage difference			
	$V_{DDA} - V_{DDD}$	-1.0	+1.0	V
	$V_{DDA} - V_{DDO}$	-1.0	+1.0	V
	$V_{DDD} - V_{DDO}$	-1.0	+1.0	V
V_I	input voltage	-0.3	+7.0	V
I_O	output current	-	10	mA
T_{stg}	storage temperature	-55	+150	°C
T_{amb}	operating ambient temperature	-40	+85	°C
T_j	junction temperature	-	+150	°C

HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient in free air	119	K/W

6-bit analog-to-digital converter with multiplexer and clamp

TDA8706A

CHARACTERISTICS

$V_{DDA} = V_5$ to $V_7 = 2.7$ to 5.5 V; $V_{DDD} = V_{23}$ to $V_{22} = 2.7$ to 5.5 V; $V_{DDO} = V_{21}$ to $V_{14} = 2.7$ to 5.5 V;
 V_{SSA} , V_{SSD} and V_{SSO} shorted together; $V_{i(p-p)} = 0.7$ V; $T_{amb} = -40$ to $+85$ °C; typical values measured at
 $V_{DDA} = V_{DDD} = V_{DDO} = 3$ V and $T_{amb} = 25$ °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V_{DDA}	analog supply voltage		2.7	3.0	5.5	V
V_{DDD}	digital supply voltage		2.7	3.0	5.5	V
V_{DDO}	output stages supply voltage		2.7	3.0	5.5	V
ΔV_{DD}	supply voltage difference					
	$V_{DDA} - V_{DDD}$		-0.3	-	+0.3	V
	$V_{DDA} - V_{DDO}$		-0.3	-	+0.3	V
	$V_{DDD} - V_{DDO}$		-0.3	-	+0.3	V
I_{DDA}	analog supply current		-	7	10	mA
I_{DDD}	digital supply current		-	4	6	mA
I_{DDO}	output stages supply current	$f_{clk} = 40$ MHz; ramp input	-	1	1.5	mA
Inputs						
CLOCK INPUT CLK (REFERENCED TO V_{SSD}); note 1						
V_{IL}	LOW level input voltage		0	-	$V_{DDD} \times 0.3$	V
		$V_{DDD} < 3.3$ V	0	-	$V_{DDD} \times 0.2$	V
V_{IH}	HIGH level input voltage		$V_{DDD} \times 0.7$	-	V_{DDD}	V
		$V_{DDD} < 3.3$ V	$V_{DDD} \times 0.8$	-	V_{DDD}	V
I_{IL}	LOW level input current	$V_{clk} = V_{DDD} \times 0.2$	-1	0	+1	μ A
I_{IH}	HIGH level input current	$V_{clk} = V_{DDD} \times 0.8$	-	2	10	μ A
Z_i	input impedance	$f_{clk} = 40$ MHz	-	4	-	k Ω
C_i	input capacitance	$f_{clk} = 40$ MHz	-	3	-	pF
INPUTS SR, SG, SB, CLP (REFERENCED TO V_{SSD})						
V_{IL}	LOW level input voltage		0	-	$V_{DDD} \times 0.3$	V
		$V_{DDD} < 3.3$ V	0	-	$V_{DDD} \times 0.2$	V
V_{IH}	HIGH level input voltage		$V_{DDD} \times 0.7$	-	V_{DDD}	V
		$V_{DDD} < 3.3$ V	$V_{DDD} \times 0.8$	-	V_{DDD}	V
I_{IL}	LOW level input current	$V_{IL} = V_{DDD} \times 0.2$	-1	-	-	μ A
I_{IH}	HIGH level input current	$V_{IH} = V_{DDD} \times 0.8$	-	-	+1	μ A
INPUTS V_{CLPR} , V_{CLPG} AND V_{CLPB} (REFERENCED TO V_{SSA}); see Tables 1 and 2						
V_{CLP}	input voltage for clamping		$V_{code -9}$	-	$V_{code 20}$	V
I_{CLP}	input current		-	-	30	μ A

6-bit analog-to-digital converter with multiplexer and clamp

TDA8706A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
ANALOG INPUTS RED, GREEN AND BLUE; see Table 1						
$V_{i(p-p)}$	input voltage amplitude (peak-to-peak value)	$V_{DDA} = V_{DDD} = 3\text{ V};$ $T_{amb} = 25\text{ °C}$	0.665	0.70	0.735	V
		$V_{DDA} = V_{DDD} = 5\text{ V};$ $T_{amb} = 25\text{ °C}$	0.625	0.66	0.695	V
I_i	input current		–	–	10	μA
C_{clamp}	clamp coupling capacitance		1	10	100	nF
Reference voltages for the resistor ladder; see Table 1						
V_{RB}	reference voltage BOTTOM	$V_{DDA} = 3\text{ V}$	–	$V_{DDA} - 1.19$	–	V
		$V_{DDA} = 5\text{ V}$	–	$V_{DDA} - 1.13$	–	V
ΔT_{VRB}	temperature variation on V_{RB}	$T_{amb} = 0\text{ to }50\text{ °C}$	–	0.7	–	mV/°C
Outputs						
DIGITAL OUTPUTS D5 TO D0 (REFERENCED TO V_{SSD})						
V_{OL}	LOW level output voltage	$I_O = 1\text{ mA}$	0	–	0.5	V
V_{OH}	HIGH level output voltage	$I_O = -1\text{ mA}$	$V_{DDO} - 0.5$	–	V_{DDO}	V
Switching characteristics						
CLOCK INPUT CLK; see Fig.3; note 1						
$f_{clk(max)}$	maximum clock frequency		40	–	–	MHz
$f_{mux(max)}$	maximum multiplexer frequency		20	–	–	MHz
t_{CPH}	clock pulse width HIGH		8	–	–	ns
t_{CPL}	clock pulse width LOW		8	–	–	ns
t_r	clock rise time	10% to 90%; $f_{clk} \leq 25\text{ MHz};$ LOW = V_{SSD} , HIGH = V_{DDD}	–	–	10	ns
t_f	clock fall time	90% to 10%; $f_{clk} \leq 25\text{ MHz};$ LOW = V_{SSD} , HIGH = V_{DDD}	–	–	10	ns
Analog signal processing						
LINEARITY						
INL	integral non-linearity	$f_{clk} = 40\text{ MHz};$ ramp input; $T_{amb} = 25\text{ °C}$	–	± 0.25	± 0.6	LSB
DNL	differential non-linearity	$f_{clk} = 40\text{ MHz};$ ramp input; $T_{amb} = 25\text{ °C}$	–	± 0.20	± 0.5	LSB
EFFECTIVE BITS; note 2						
EB	effective bits	$f_{clk} = 40\text{ MHz};$ $f_i = 4.43\text{ MHz}$	–	5.8	–	bits

6-bit analog-to-digital converter with multiplexer and clamp

TDA8706A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Timing ($f_{\text{clk}} = 40 \text{ MHz}$; $C_L = 20 \text{ pF}$); $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$; see Fig.3						
OUTPUT DATA; note 3						
t_{ds}	sampling delay time		–	–	7	ns
t_{h}	output hold time		5	–	–	ns
t_{d}	output delay time	$V_{\text{DDO}} = 4.75 \text{ V}$	–	12	15	ns
		$V_{\text{DDO}} = 3.15 \text{ V}$	–	17	20	ns
		$V_{\text{DDO}} = 2.70 \text{ V}$	–	18	21	ns
SELECT INPUT SIGNALS SR, SG, SB AND CLP						
t_{su}	set-up time SR, SG and SB	with no overlap; see Fig.3	10	–	–	ns
		with overlap	see Fig.4			ns
t_{r}	rise time SR, SG and SB	10% to 90%	4	6	–	ns
t_{f}	fall time SR, SG and SB	90% to 10%	4	6	–	ns
t_{over}	R, G and B (active) overlap time with respect to select signals SR, SG and SB	see Fig.4	0	–	–	ns
t_{CLPP}	clamp pulse time	$C_{\text{CLP}} = 10 \text{ nF}$	–	3	–	μs
t_{MH}	multiplexer hold time SR, SG and SB		9	–	–	ns

Notes

1. In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less than 1 ns.
2. Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8K acquisition points per equivalent fundamental period. The calculation takes into account all harmonics and noise up to half of the clock frequency (NYQUIST frequency). Conversion to signal-to-noise ratio: $S/N = EB \times 6.02 + 1.76 \text{ dB}$.
3. Output data acquisition: the output data is available after the maximum delay time of t_{d} .

6-bit analog-to-digital converter with multiplexer and clamp

TDA8706A

Table 1 Output coding and input voltage (typical values)

STEP	$V_{i(p-p)}$ (V)		BINARY OUTPUT BITS					
	$V_{DDA} = V_{DDD} = 3\text{ V}$	$V_{DDA} = V_{DDD} = 5\text{ V}$	D5	D4	D3	D2	D1	D0
Underflow	$<V_{DDA} - 1.1$	$<V_{DDA} - 1.06$	0	0	0	0	0	0
0	$V_{DDA} - 1.1$	$V_{DDA} - 1.06$	0	0	0	0	0	0
1	.	.	0	0	0	0	0	1
.
.
62	.	.	1	1	1	1	1	0
63	$V_{DDA} - 0.4$	$V_{DDA} - 0.4$	1	1	1	1	1	1
Overflow	$>V_{DDA} - 0.4$	$>V_{DDA} - 0.4$	1	1	1	1	1	1

Table 2 Clamping input level (V_{CLPR} , V_{CLPG} and V_{CLPB})

V_{CLPR} , V_{CLPG} AND V_{CLPB}	CLAMPING LEVEL
Open-circuit ⁽¹⁾	code 0
$V_{code -9}$ to $V_{code 20}$	code -9 to code 20

Note

- Use capacitor $\geq 10\text{ pF}$ to V_{SSA} .

Table 3 Clamp and inputs RED, GREEN and BLUE; $V_{DDA} = V_{DDD} = V_{DDO} = 3\text{ V}$

SR or SG or SB	CLAMP	V_{CLPR} , V_{CLPG} or V_{CLPB}	V_i RED or GREEN or BLUE	DIGITAL OUTPUTS
0	1	open	$V_{DDA} - 1.1\text{ V}$	$X^{(1)}$
		V_{CLP}	V_{CLP}	
1		open	$V_{DDA} - 1.1\text{ V}$	0
		V_{CLP}	V_{CLP}	code (V_{CLP})

Note

- Where X = don't care.

Table 4 Clamping characteristic related to TV signals

PARAMETER	MIN.	TYP.	MAX.	UNIT
Clamping time per line (signal active)	2.2	3.0	–	μs
Input signals clamped to correct level	–	3	10	lines

6-bit analog-to-digital converter
with multiplexer and clamp

TDA8706A




Fig.3 AC characteristics select signals, clamp and output data.

6-bit analog-to-digital converter
with multiplexer and clamp

TDA8706A




Fig.4 Anti-overlap system for analog multiplexer.







Fig.5 AC characteristics select signals; clamp and data.

6-bit analog-to-digital converter
with multiplexer and clamp

TDA8706A


INTERNAL PIN CONFIGURATIONS



6-bit analog-to-digital converter
with multiplexer and clamp

TDA8706A

APPLICATION INFORMATION



The analog and digital supplies should be separated and decoupled.

V_{RB} must not be connected to V_{CLPR}, V_{CLPB} or V_{CLPG} pins.

For applications where the black level is clamped to code 0, V_{CLPR}, V_{CLPB} and V_{CLPG} must be left open-circuit with their respective decoupling capacitors. In that event, they may also be connected together in order to use only one single decoupling capacitor.

(1) V_{RB} is decoupled to V_{SSA}. Eventually an external regulator can be connected to V_{RB}.

(2) V_{CLPR}, V_{CLPB} and V_{CLPG} are decoupled to V_{SSA}. Eventually external voltages can be forced on V_{CLPR}, V_{CLPB} and V_{CLPG}.

Fig.9 Application diagram.


6-bit analog-to-digital converter
with multiplexer and clamp

TDA8706A

PACKAGE OUTLINE

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT340-1		MO-150AG				93-09-08 95-02-04

6-bit analog-to-digital converter with multiplexer and clamp

TDA8706A

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all SO and SSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

SO

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

SSOP

Wave soldering is **not** recommended for SSOP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- **A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.**
- **The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.**

Even with these conditions, only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).

METHOD (SO AND SSOP)

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

6-bit analog-to-digital converter with multiplexer and clamp

TDA8706A

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.