
INTEGRATED CIRCUITS



Preliminary specification Supersedes data of May 1994 File under Integrated Circuits, IC02 1995 Oct 05



SAA4981

FEATURES

- Fixed horizontal compression by a factor of $4\!\!\!/_3$ for most video standards
- Three fixed screen positions (left, centre and right)
- 5 MHz bandwidth
- Bypass function
- · Inputs for luminance and chrominance of side panels
- Standard video inputs and outputs (Y, (B-Y) and (R-Y))
- · Horizontal and vertical sync signals are not processed
- Pre filters and post filters on chip.

GENERAL DESCRIPTION

The integrated 16 : 9 compressor is an IC which compresses the active part of a video line by a factor of $\frac{4}{3}$ from, for example, 52 µs to 39 µs. This is necessary to display 4:3 video software on a 16 : 9 tube in the correct proportion. The capacitively coupled video inputs are Y, (B–Y) and (R–Y).

The synchronisation input HREF is a line frequency reference signal. The bandwidth of the IC is up to 5 MHz and the signal delay is realized with SC Line Memories (Switched Capacitors Line Memories). The output of the 16 : 9 compressor also has the format Y, (B–Y) and (R–Y) and provides the following two possibilities:

- 1. Bypass function (the input signal is not compressed)
- Compressed video by a factor of ⁴/₃ with three different fixed screen positions (left, centre and right). The luminance and chrominance of the side panels are determined by the external signals YSIDE, BYSIDE and RYSIDE.

The horizontal compression is a time discrete and amplitude continuous signal processing. This provides pre and post filters which are realized on-chip. The internal clock generation is achieved with a 54 MHz horizontal PLL which is synchronized to the positive edge of the HREF signal. The function of the IC is controlled by the three control signals CTRL1, CTRL2 and CTRL3.

QUICK REFERENCE DATA

Voltages for video signals are peak-to-peak values for 75% colour bars. All voltages are referenced to $V_{EEA} = V_{EED} = 0$ V.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CCA}	analog supply voltage	4.75	5.0	5.5	V
V _{CCD}	digital supply voltage	4.75	5.0	5.5	V
V _{iY(p-p)}	Y input voltage (peak-to-peak value)	-	0.32	0.45	V
V _{iU(p-p)}	(B-Y) input voltage (peak-to-peak value)	-	1.33	1.9	V
V _{iV(p-p)}	(R-Y) input voltage (peak-to-peak value)	-	1.05	1.5	V
V _{iHREF}	input HREF top pulse	3.0	-	6.5	V
V _{oY(p-p)}	YOUT output voltage (peak-to-peak value)	-	0.32	0.5	V
V _{oU(p-p)}	(B-Y)OUT output voltage (peak-to-peak value)	-	1.33	2.1	V
V _{oV(p-p)}	(R-Y)OUT output voltage (peak-to-peak value)	-	1.05	1.7	V

ORDERING INFORMATION


		PACKAGE				
ITPE NUMBER	NAME	DESCRIPTION	VERSION			
SAA4981	DIP24	plastic dual in-line package; 24 leads (600 mil)	SOT101-1			
SAA4981T	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1			

1995 Oct 05

Philips Semiconductors

Monolithic integrated 16:9 compressor

BLOCK DIAGRAM



SAA4981

PINNING

SYMBOL	PIN	DESCRIPTION			
C _{LMY}	1	decoupling capacitor for Y reference voltage			
C _{LMBY}	2	decoupling capacitor for BY reference voltage			
C _{LMRY}	3	decoupling capacitor for RY reference voltage	C _{LMY} 1	U	24 BGREF
SUB	4	substrate connection (see Fig.5)			23 YIN
CLAOUT	5	internal clamping reference voltage output	C _{LMBY} 2 C _{LMRY} 3		22 (B-Y)IN
HREF	6	horizontal reference input	SUB 4		21 (R-Y)IN
V _{EED}	7	ground for digital section	CLAOUT 5		20 V _{CCA}
V _{CCD}	8	positive digital supply voltage	HREF 6		19 V _{EEA}
CTRL1	9	control input 1	V _{EED} 7	AA4981	18 YOUT
CTRL2	10	control input 2			17 (B-Y)OUT
CTRL3	11	control input 3	V _{CCD} 8		
TEST	12	test mode activation	CTRL1 9		16 (R–Y)OUT
RYSIDE	13	side panel input for RY	CTRL2 10		15 YSIDE
BYSIDE	14	side panel input for BY	CTRL3 11		14 BYSIDE
YSIDE	15	side panel input for Y	TEST 12		13 RYSIDE
(R–Y)OUT	16	output signal for (R–Y)		MHA276	5
(B-Y)OUT	17	output signal for (B–Y)			
YOUT	18	output signal for Y			
V _{EEA}	19	ground for analog section			
V _{CCA}	20	positive analog supply voltage			
(R–Y)IN	21	input signal for (R-Y)			
(B–Y)IN	22	input signal for (B-Y)			
YIN	23	input signal for Y			
BGREF	24	decoupling capacitor for internal reference voltage	Fig.2 Pir	n configu	ration.

SAA4981

FUNCTIONAL DESCRIPTION

Applicable video standards

The integrated 16 : 9 compressor can be used for the following video standards; B, C, D, G, H, I, K, K1, L, M and N. standards D, I, K, K1 and L will show a reduced video bandwidth above 5 MHz.

Clamping circuit

The clamping circuits clamp the video input signals Y, (B-Y) and (R-Y) to the DC level of the clamp reference signal fed from the clamp reference circuit. This is necessary to ensure that the input signals are in the correct input voltage range for the 5 MHz low-pass filters and the SC line memories.

Internal pre filters

Before the signals are sampled in the time discrete and amplitude continuous area, low-pass filtering is necessary to avoid any aliasing. Even if the inputs have already been low-pass filtered further filtering is advantageous for the electromagnetic compatibility (EMC). The same transfer function is used for all three low-pass filters because of the same bandwidth for the luminance and chrominance signals (up to 5 MHz).

SC line memories

After the low-pass filters the input signals are fed to the SC line memories. The signals are sampled at a clock frequency of 13.5 MHz. One video line later the signals are read with a clock frequency of 18 MHz in the compression mode. The result of the different clock frequencies is a horizontal compression by a factor of $\frac{4}{3}$. The clocks and the horizontal starting pulses for the SC line memories are fed from the controller.

Two line memories are required for each signal path because in the compression mode, in one video line the signals are sampled to the SC line memories with 13.5 MHz and one video line later the signals are read with 18 MHz. In the bypass mode, via the SC line memories, in one video line the signals are sampled with 13.5 MHz and one video line later the signals are read with 13.5 MHz. The SC line memories are suitable for signals with a bandwidth up to 5 MHz. With a multiplexer (MUX) behind the SC line memories, the sampled video signal is connected to the internal post filters.

Output multiplexer MUX Y, MUX (B-Y) and MUX (R-Y)

The output multiplexers are controlled via C1 and C2 fed from the controller. The multiplexers are used to connect one of the four input signals to the output and, also, enable fast switching.

The input signals of the multiplexers for one component [Y, (B-Y) or (R-Y)] are as follows:

- The output signal of the post filter
- The uncompressed signal after the input clamping
- The clamping reference signal
- The signal for the side panel determined by YSIDE, BYSIDE and RYSIDE.

The horizontal separation circuit

The 54 MHz horizontal PLL is locked to the positive edge of the digital HREF signal, which is generated in the horizontal separation circuit. It is also possible to use the positive edge of the burst key of a sandcastle signal.

54 MHz horizontal PLL

The 13.5 MHz clock frequency for the sampling clock and the 18 MHz clock frequency for the reading clock are generated in the 54 MHz horizontal PLL. The 13.5 MHz clock and the 18 MHz clock are line locked.

Clamp reference

Reference voltages are generated In the clamp reference block. These DC signals are used in the clamping circuits as input signals for the output multiplexers and as reference voltages for the SC line memories.

Four external capacitors at the pins C_{LMY} , C_{LMBY} , C_{LMRY} and BGREF respectively are necessary to provide smoothing for the reference voltages. A black level reference signal is available at CLAOUT.

SAA4981

Controller

The controller generates the clocks and the horizontal start signals for the SC line memories and, also, the control signals for the output multiplexers. The timing for the start reading signal for three different screen positions (left, centre and right) and the control signals for the multiplexers (C1 and C2) is fixed. For the uncompressed signals a bypass via the SC line memories and a bypass not via the SC line memories is available. When the signals do not pass the line memories, the frequency response is not affected by the si-function. The compression and bypass mode via the line memories is delayed by one line with respect to the bypass mode not via the line memory.

The 16 : 9 compressor is controlled via the control signals CTRL1, CTRL2 and CTRL3 (see Table 1). The test input must be LOW level.

Table 1 Functions of the control signals	s
--	---

CTRL1	CTRL2	CTRL3	FUNCTION
LOW	LOW	LOW	bypass (through the line memories)
LOW	HIGH	LOW	compression, left position
HIGH	LOW	LOW	compression, centre position
HIGH	HIGH	LOW	compression, right position
LOW	LOW	HIGH	bypass (not through the line memories)

Internal post filters

The output signals of the SC line memories have to be filtered with three 6.7 MHz low-pass filters to eliminate the high frequencies caused by the time discrete signal processing. The cut-off frequency of 6.7 MHz is necessary because, as a result of the $\frac{3}{4}$ compression factor, the frequencies are shifted to a higher frequency band with the inverse compression factor (e.g. 5 MHz \rightarrow compression \rightarrow 6.67 MHz). Due to the common bandwidth requirements for all three outputs of the SC line memories the same transfer function for the filters can be used.

Remark: These filters do not provide an si-correction. This means that an input signal with a frequency of 5 MHz will be damped by 2.1 dB at the output if the signal passes an SC line memory.

Signals for the side panels


The luminance and chrominance of the side panels is determined by the external signals YSIDE, BYSIDE and RYSIDE. This external generated side panel signal can be referenced to the internal black level reference signal via the output CLAOUT (pin 5).

Horizontal timing (see Fig.3)


The horizontal timing refers to the positive edge of the input HREF signal.

The following timing parameters are valid for a horizontal frequency of 15.625 kHz.

Input clamping typically starts at t_A = 1.55 μs and ends at t_B = 3.78 $\mu s.$



SAA4981



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _n	voltage on any pin (except pin 6 HREF)		V _{EEA} – 0.5	V _{CCA} + 0.5	V
			V _{EED} - 0.5	V _{CCD} + 0.5	V
V ₆	input voltage at pin 6		-0.5	+6.5	V
P _{tot}	total power dissipation		-	0.5	W
T _{stg}	storage temperature		-25	+150	°C
T _{amb}	operating ambient temperature		-20	+70	°C
V _{es}	electrostatic handling for all pins	note 1	-500	+500	V
		note 2	-4000	+4000	V

Notes

- 1. Equivalent to discharging a 200 pF capacitor via a 0 Ω series resistor.
- 2. Equivalent to discharging a 100 pF capacitor via a 1.5 k Ω series resistor.

QUALITY SPECIFICATION

In accordance with UZW-B0/FQ-0601. ESD classification A.

SAA4981

CHARACTERISTICS

 $V_{CCA} = V_{CCD} = 5 \text{ V}; T_{amb} = 25 \text{ °C}; f_{HREF} = 15.625 \text{ kHz};$ substrate connected to V_{EED} ; YSIDE, BYSIDE and RYSIDE are connected to CLAOUT; all voltages are referenced to $V_{EEA} = 0 \text{ V};$ input signal EBU colour bar 100/0/75/0 (CCIR recommended 471-1), Y = 0.32 V (p-p), (B-Y) = 1.33 V (p-p), (R-Y) = 1.05 V (p-p); source impedance $Z_{is} = 300 \Omega;$ coupling capacitor $C_k = 2.2 \text{ nF};$ output loads connected to ground $R_L = 1 M\Omega$, $C_L = 20 \text{ pF};$ measured in Fig.5; test input pin 12 has to be connected to $V_{EED};$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (pin	s 20, 19, 8, 7 and 4); note 1					
V _{CCA}	analog supply voltage		4.75	5.0	5.5	V
I _{CCA}	analog supply current		35	50	65	mA
V _{CCD}	digital supply voltage		4.75	5	5.5	V
I _{CCD}	digital supply current		1	9	14	mA
Video input	s (pins 23, 22 and 21)	•	•		•	
Y						
V _{iY(p-p)}	input voltage (peak-to-peak value)	active video	_	0.32	0.45	V
C _{I(Y)}	input capacitance		_	-	10	pF
I _{LI(Y)}	input leakage current between clamping		_	-	0.1	μA
R _{iY(cl)}	input resistance during clamping		-	2	5	kΩ
(B–Y)						
V _{i(B-Y)(p-p)}	input voltage (peak-to-peak value)	active video	-	1.33	1.9	V
C _{I(B-Y)}	input capacitance		_	-	10	pF
I _{LI(B-Y)}	input leakage current between clamping		-	-	0.1	μA
R _{I(B-Y)(cl)}	input resistance during clamping		-	2	5	kΩ
(R–Y)			ł			
V _{i(R-Y)(p-p)}	input voltage (peak-to-peak value)	active video	-	1.05	1.5	V
C _{I(R-Y)}	input capacitance		-	-	10	pF
I _{LI(R-Y)(cl)}	input leakage current between clamping		—	-	0.1	μA
R _{I(R-Y)(cl)}	input resistance during clamping		-	2	5	kΩ
HREF input	(pin 6)					
V _{i(top)}	input voltage of the top pulse		3.0	-	6.5	V
I _{LI(HREF)}	input leakage current		-	-	10	μA
C _{I(HREF)}	input capacitance		-	-	10	pF
V _{slice}	slicing level below top pulse		0.5	0.75	1.0	V
f _i	input frequency		14.0	15.6	17.2	kHz
t _W	pulse width		1	-	-	μs
S _{HREF}	steepness	0.5 V under top	400	-	_	mV/ns
Side panel i	nputs (pins 15, 14 and 13)					
V _{i(side)}	input voltage		0.5	_	2.5	V
C _{I(side)}	input capacitance		-	-	10	pF
I _{LI(side)}	input leakage current		-	-	0.1	μA

Philips Semiconductors

Monolithic integrated 16 : 9 compressor

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Control inp	uts/outputs (pins 9, 10 and 11)	-		4	•	+
VIH	HIGH level input voltage		3.5	_	_	V
V _{IL}	LOW level input voltage		_	-	1.5	V
Clctr	input capacitance		_	-	10	pF
I _{LIctr}	input leakage current		-	-	1	μA
Clamping re	eference output (pin 5)				•	
V _{o5}	output voltage		1.3	1.45	1.6	V
RL	load resistor		10	-	-	kΩ
CL	load capacitor		_	-	30	pF
External ca	pacitors (pins 1, 2 and 3)					
C _{DL}	value for capacitor		_	100	-	nF
V _{oCDL}	output voltage		1.3	1.45	1.6	V
	pacitor (pin 24)					
C _{BGREF}	value for capacitor		_	100	-	nF
V _{oBGREF}	output voltage		1.1	1.25	1.4	V
Video outpu	ut signals (pins 18, 17 and 16)			1		
YOUT						
R _{O(Y)}	output resistance		-	-	100	Ω
V _{oY(p-p)}	output voltage (peak-to-peak value)		-	0.32	0.5	V
S/N	signal-to-noise ratio	0.32 V (p-p)/V _{eff} noise; unweighted; f _i = 200 kHz to 5 MHz	52	-	-	dB
FPN(p-p)	fixed pattern noise peak-to-peak referenced to 0.32 V (p-p) video	f _{clk} < 5 MHz	42	_	-	dB
α_{ctY}	crosstalk between different inputs	f _i = 1 MHz	40	-	-	dB
t _d	delay between different outputs		_	-	30	ns
t _d	jitter in output signal referenced to HREF input signal		-	-	10	ns
Bypass not	via the SC line memories					
G _{Y1}	frequency response	f _{ripple} = 0 to 4 MHz	-0.5	-	+0.5	dB
G _{Y2}	frequency response	attenuation at 5 MHz compared to 1 MHz	0	-	-2	dB
Bypass via t	he SC line memories; note 2	,			•	+
G _{Y3}	YOUT/YIN at input frequency	f _i = 1 MHz	-1.1	-	+0.9	dB
G _{Y4}	YOUT/YIN at input frequency	f _i = 2 MHz	-1.3	-	+0.7	dB
G _{Y5}	YOUT/YIN at input frequency	f _i = 3 MHz	-1.7	-	+0.3	dB
G _{Y6}	YOUT/YIN at input frequency	f _i = 4 MHz	-2.3	-	-0.3	dB
G _{Y7}	YOUT/YIN at input frequency	f _i = 5 MHz	-3.1	_	-1.1	dB

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	MAX.	UNIT
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	+1 0	dB
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	+1 0	dB
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0	dB
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-1 (dB
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-1 (dB
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	-1 (dB
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	- (dB
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	- (dB
$ \begin{array}{ c c c c c } \hline damping factor for input signals & f_i > 20 \ MHz & 32 & - \\ \hline f_i > 100 \ MHz & 40 & - \\ \hline f_i > 100 \ MHz & 40 & - \\ \hline f_i > 100 \ MHz & 40 & - \\ \hline f_i > 100 \ MHz & 40 & - \\ \hline f_i > 0 \ MHz & 40 & - \\ \hline f_i > 0 \ MHz & 40 & - \\ \hline f_i > 0 \ MHz & 50 \ MHz & 50 \ MHz & - \\ \hline f_i > 0 \ MHz & 50 \ MHz & 50 \ MHz & - \\ \hline f_i > 0 \ MHz & 50 \ M$	- (dB
$\begin{array}{ c c c c c c }\hline & i \neq 2c \ \text{In } I_{2} & i \neq 2c \ \text{In } I_{2$	- (dB
(B-Y)OUT $(B-Y)OUT$ $(B-Y)OUT$ (OUp) $Output resistance$ $ R_{O(U)}$ $Output voltage (peak-to-peak value) 1.33 1.33S/Nsignal-to-noise ratio1.33 V (p-p)/V_{eff} noise;unweighted;f_i = 200 kHz to 5 MHz54 FPN(p-p)fixed pattern noise peak-to-peakreferenced to 1.33 V (p-p) videof_{clk} < 5 MHz42 \alpha_{ctU}crosstalk between different inputsf_i = 1 MHz40 I_{dl}delay between different outputs I_{d}jitter in output signal to input HREFsignal Bypass not \rightarrow the SC line memoriesf_{ripple} = 0 to 4 MHz-0.5 G_{U2}frequency responsef_{ripple} = 0 to 4 MHz0 Bypass via the SC line memories; note 2C_{U3}(B-Y)OUT/(B-Y)IN at input frequencyf_i = 1 MHz-1.1 G_{U3}(B-Y)OUT/(B-Y)IN at input frequencyf_i = 2 MHz-1.3-$	- (dB
$R_{O(U)}$ output resistance $V_{oU(p-p)}$ output voltage (peak-to-peak value)-1.33 S/N signal-to-noise ratio $1.33 \vee (p-p)/V_{eff}$ noise; unweighted; $f_i = 200 \text{ kHz to 5 MHz}$ 54- $FPN(p-p)$ fixed pattern noise peak-to-peak referenced to 1.33 $\vee (p-p)$ video $f_{clk} < 5 \text{ MHz}$ 42- α_{ctU} crosstalk between different inputs $f_{clk} < 5 \text{ MHz}$ 40- I_{d} delay between different outputs t_d jitter in output signal to input HREF signal g_{U1} frequency response $f_{ripple} = 0 \text{ to 4 MHz}$ -0.5- G_{U2} frequency responseattenuation at 5 MHz compared to 1 MHz0- g_{U3} (B-Y)OUT/(B-Y)IN at input frequency $f_i = 1 \text{ MHz}$ -1.1- G_{U4} (B-Y)OUT/(B-Y)IN at input frequency $f_i = 2 \text{ MHz}$ -1.3-	- (dB
$\begin{array}{c c c c c c c } V_{oU(p-p)} & output voltage (peak-to-peak value) & - & 1.33 \\ \hline S/N & signal-to-noise ratio & 1.33 V (p-p)/V_{eff} noise; unweighted; f_i = 200 kHz to 5 MHz & 54 & - \\ unweighted; f_i = 200 kHz to 5 MHz & 42 & - \\ \hline FPN(p-p) & fixed pattern noise peak-to-peak referenced to 1.33 V (p-p) video & f_{clk} < 5 MHz & 40 & - \\ \hline t_{dl} & crosstalk between different inputs & f_i = 1 MHz & 40 & - \\ \hline t_{dl} & delay between different outputs & - & - \\ \hline t_{dl} & jitter in output signal to input HREF signal & - & - \\ \hline G_{U1} & frequency response & f_{ripple} = 0 to 4 MHz & -0.5 & - \\ \hline G_{U2} & frequency response & f_{nipple} = 0 to 4 MHz & 0 & - \\ \hline G_{U3} & (B-Y)OUT/(B-Y)IN at input frequency & f_i = 1 MHz & -1.1 & - \\ \hline G_{U4} & (B-Y)OUT/(B-Y)IN at input frequency & f_i = 2 MHz & -1.3 & - \\ \end{array}$		
$V_{oU(p-p)}$ output voltage (peak-to-peak value) $ 1.33$ S/N signal-to-noise ratio $1.33 V (p-p)/V_{eff}$ noise; unweighted; $f_i = 200 \text{ kHz to 5 MHz}$ 54 $ FPN(p-p)$ fixed pattern noise peak-to-peak referenced to $1.33 V (p-p)$ video $f_{clk} < 5 \text{ MHz}$ 42 $ \alpha_{ctU}$ crosstalk between different inputs $f_i = 1 \text{ MHz}$ 40 $ t_d $ delay between different outputs $ t_d$ jitter in output signal to input HREF $ g_{U1}$ frequency response $f_{ripple} = 0 \text{ to 4 MHz}$ $ G_{U2}$ frequency response $f_{ripple} = 0 \text{ to 4 MHz}$ 0 $ Bypass via t E SC line memories;rompared to 1 MHz0 G_{U3}(B-Y)OUT/(B-Y)IN at input frequencyf_i = 1 \text{ MHz}-1.1 G_{U4}(B-Y)OUT/(B-Y)IN at input frequencyf_i = 2 \text{ MHz}-1.3-$	100 9	Ω
S/Nsignal-to-noise ratio1.33 V (p-p)/V _{eff} noise; unweighted; $i_i = 200$ kHz to 5 MHz54-FPN(p-p)fixed pattern noise peak-to-peak referenced to 1.33 V (p-p) video $f_{clk} < 5$ MHz42- α_{ctU} crosstalk between different inputs $f_{clk} < 5$ MHz40- t_{dl} delay between different outputs t_d jitter in output signal to input HREF signalImage: Compared to 1.00 memories G_{U1} frequency response $f_{ripple} = 0$ to 4 MHz-0.5- G_{U2} frequency responseattenuation at 5 MHz compared to 1 MHz0-Bypass via to SC line memories; note 2 G_{U3} (B-Y)OUT/(B-Y)IN at input frequency $f_i = 1$ MHz-1.1- G_{U4} (B-Y)OUT/(B-Y)IN at input frequency $f_i = 2$ MHz-1.3-	2.1	V
referenced to 1.33 V (p-p) videommm α_{ctU} crosstalk between different inputs $f_i = 1 \text{ MHz}$ 40- $ t_d $ delay between different outputs t_d jitter in output signal to input HREF signalBypass not \lor the SC line memories G_{U1} frequency response $f_{ripple} = 0$ to 4 MHz-0.5- G_{U2} frequency responseattenuation at 5 MHz compared to 1 MHz0-Bypass via \lor SC line memories; note 2 G_{U3} (B-Y)OUT/(B-Y)IN at input frequency $f_i = 1 \text{ MHz}$ -1.1- G_{U4} (B-Y)OUT/(B-Y)IN at input frequency $f_i = 2 \text{ MHz}$ -1.3-	- (dB
Itddelay between different outputsItddelay between different outputstdjitter in output signal to input HREF signalBypass not via the SC line memoriesGu1frequency response $f_{ripple} = 0$ to 4 MHz-0.5Gu2frequency responseattenuation at 5 MHz compared to 1 MHz0Bypass via the SC line memories; note 2-Gu3(B-Y)OUT/(B-Y)IN at input frequency $f_i = 1$ MHz-1.1Gu4(B-Y)OUT/(B-Y)IN at input frequency $f_i = 2$ MHz-1.3	- (dB
tdjitter in output signal to input HREF signalinput HREF signalBypass not via the SC line memoriesGU1frequency response $f_{ripple} = 0$ to 4 MHz-0.5-GU2frequency responseattenuation at 5 MHz compared to 1 MHz0-Bypass via the SC line memories; note 2 0 GU3(B-Y)OUT/(B-Y)IN at input frequency $f_i = 1$ MHz-1.1-GU4(B-Y)OUT/(B-Y)IN at input frequency $f_i = 2$ MHz-1.3-	- (dB
signalsignalImage: constraint of the signalImage: constraint of the signalBypass not via the SC line memories G_{U1} frequency response $f_{ripple} = 0 \text{ to } 4 \text{ MHz}$ -0.5 $ G_{U2}$ frequency responseattenuation at 5 MHz compared to 1 MHz 0 $-$ Bypass via the SC line memories; note 2 G_{U3} $(B-Y)OUT/(B-Y)IN$ at input frequency $f_i = 1 \text{ MHz}$ -1.1 $ G_{U4}$ $(B-Y)OUT/(B-Y)IN$ at input frequency $f_i = 2 \text{ MHz}$ -1.3 $-$	30 1	ns
G_{U1} frequency response $f_{ripple} = 0 \text{ to 4 MHz}$ -0.5 $ G_{U2}$ frequency responseattenuation at 5 MHz compared to 1 MHz 0 $-$ Bypass via the SC line memories; note 2 $ G_{U3}$ $(B-Y)OUT/(B-Y)IN$ at input frequency $f_i = 1 \text{ MHz}$ -1.1 $ G_{U4}$ $(B-Y)OUT/(B-Y)IN$ at input frequency $f_i = 2 \text{ MHz}$ -1.3 $-$	10	ns
G_{U2} frequency responseattenuation at 5 MHz compared to 1 MHz0-Bypass via the SC line memories; note 2 G_{U3} $(B-Y)OUT/(B-Y)IN$ at input frequency $f_i = 1 MHz$ -1.1- G_{U4} $(B-Y)OUT/(B-Y)IN$ at input frequency $f_i = 2 MHz$ -1.3-		
Bypass via the SC line memories; note 2compared to 1 MHz-1.1 G_{U3} (B-Y)OUT/(B-Y)IN at input frequency $f_i = 1 \text{ MHz}$ -1.1- G_{U4} (B-Y)OUT/(B-Y)IN at input frequency $f_i = 2 \text{ MHz}$ -1.3-	+0.5	dB
G_{U3} $(B-Y)OUT/(B-Y)IN$ at input frequency $f_i = 1 \text{ MHz}$ -1.1 $ G_{U4}$ $(B-Y)OUT/(B-Y)IN$ at input frequency $f_i = 2 \text{ MHz}$ -1.3 $-$	-2	dB
G_{U4} (B-Y)OUT/(B-Y)IN at input frequency $f_i = 2 \text{ MHz}$ -1.3 -	!	+
G_{U4} (B-Y)OUT/(B-Y)IN at input frequency $f_i = 2 \text{ MHz}$ -1.3 -	+0.9	dB
		dB
	+0.3	dB
G_{U6} (B-Y)OUT/(B-Y)IN at input frequency $f_i = 4$ MHz -2.3 -	-0.3	dB
G_{U7} (B-Y)OUT/(B-Y)IN at input frequency $f_i = 5$ MHz -3.1 -	-1.1	dB

Comproso		CONDITIONS	MIN.	TYP.	MAX.	UNIT
Compresse	d video; note 2		-	1	1	1
G _{U8}	(B-Y)OUT/(B-Y)IN at input frequency	f _i = 1 MHz; f _o = 1.3 MHz	-1	-	+1	dB
G _{U9}	(B-Y)OUT/(B-Y)IN at input frequency	f _i = 2 MHz; f _o = 2.7 MHz	-1	-	+1	dB
G _{U10}	(B-Y)OUT/(B-Y)IN at input frequency	f _i = 3 MHz; f _o = 4 MHz	-2	-	0	dB
G _{U11}	(B-Y)OUT/(B-Y)IN at input frequency	f _i = 3.75 MHz; f _o = 5 MHz	-3	-	-1	dB
G _{U12}	(B-Y)OUT/(B-Y)IN at input frequency	f _i = 4 MHz; f _o = 5.3 MHz	-4	-	-1	dB
G _{U13}	(B-Y)OUT/(B-Y)IN at input frequency	f _i = 5 MHz; f _o = 6.67 MHz	-6	-	-1	dB
A _{Upre}	pre filter stop-band characteristic,	f _i > 10 MHz	20	-	_	dB
AUpre	damping factor for input signals	f _i > 20 MHz	32	-	-	dB
		f _i > 100 MHz	42	-	-	dB
A _{Upost}	post filter stop-band characteristic,	f _i > 14 MHz	20	-	_	dB
	damping factor for input signals	f _i > 20 MHz	32	_	_	dB
		f _i > 100 MHz	40	_	_	dB
(R–Y)OUT						
R _{O(V)}	output resistance		-	-	100	Ω
V _{oV}	output voltage (peak-to-peak value)		-	1.05	1.7	V
S/N	signal-to-noise ratio	1.05 V (p-p)/V _{eff} noise; unweighted; f _i = 200 kHz to 5 MHz	52	-	-	dB
FPN(p-p)	fixed pattern noise peak-to-peak referenced to 1.05 V (p-p) video	f _{clock} < 5 MHz	40	-	-	dB
α_{ctV}	crosstalk between different inputs	f _i = 1 MHz	40	-	_	dB
t _d	delay between different outputs		-	-	30	ns
t _d	jitter in output signal to input HREF signal		-	-	10	ns
Bypass not	via the SC line memories					
G _{V1}	frequency response	f _{ripple} = 0 to 4 MHz	-0.5	_	+0.5	dB
G _{V2}	frequency response	attenuation at 5 MHz compared to 1 MHz	0	-	-2	dB
Bypass via	the SC line memories; note 2		•			
G _{V3}	(R-Y)OUT/(R-Y)IN at input frequency	f _i = 1 MHz	-1.1	-	+0.9	dB
G _{V4}	(R–Y)OUT/(R–Y)IN at input frequency	f _i = 2 MHz	-1.3	-	+0.7	dB
G _{V5}	(R–Y)OUT/(R–Y)IN at input frequency	f _i = 3 MHz	-1.7	-	+0.3	dB
G _{V6}	(R–Y)OUT/(R–Y)IN at input frequency	f _i = 4 MHz	-2.3	-	-0.3	dB
G _{V7}	(R-Y)OUT/(R-Y)IN at input frequency	f _i = 5 MHz	-3.1	-	-1.1	dB

SAA4981


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Compressed	<i>d video;</i> note 2		1	1		Į
G _{V8}	(R-Y)OUT/(R-Y)IN at input frequency	f _i = 1 MHz; f _o = 1.3 MHz	-1	-	+1	dB
G _{V9}	(R–Y)OUT/(R–Y)IN at input frequency	f _i = 2 MHz; f _o = 2.7 MHz	-1	-	+1	dB
G _{V10}	(R–Y)OUT/(R–Y)IN at input frequency	f _i = 3 MHz; f _o = 4 MHz	-2	-	0	dB
G _{V11}	(R–Y)OUT/(R–Y)IN at input frequency	f _i = 3.75 MHz; f _o = 5 MHz	-3	-	-1	dB
G _{V12}	(R–Y)OUT/(R–Y)IN at input frequency	f _i = 4 MHz; f _o = 5.3 MHz	-4	-	-1	dB
G _{V13}	(R–Y)OUT/(R–Y)IN at input frequency	f _i = 5 MHz; f _o = 6.67 MHz	-6	-	-1	dB
A _{Vpre}	pre filter stop-band characteristic, damping factor for input signals	f _i > 10 MHz	20	-	-	dB
		f _i > 20 MHz	32	-	-	dB
		f _i > 100 MHz	42	-	-	dB
A _{Vpost}	post filter stop-band characteristic,	f _i > 14 MHz	20	-	-	dB
	damping factor for input signals	f _i > 20 MHz	32	-	-	dB
		f _i > 100 MHz	40	-	-	dB
Video outpu	uts YOUT, (B–Y)OUT and (R–Y)OUT				•	
RATIO OF OU	TPUT AMPLITUDES FOR EQUAL INPUT SIGNAL	s for Y, (B–Y) and (R–Y)				
V _{oY} /V _{oU}	YOUT/(B-Y)OUT	$V_{I} = 0.32 V (p-p); f_{i} \le 1 MHz$	-0.4	-	+0.4	dB
V _{oY} /V _{oV}	YOUT/(R-Y)OUT	$V_{I} = 0.32 V (p-p); f_{i} \le 1 MHz$	-0.4	-	+0.4	dB
V _{oU} /V _{oV}	(B-Y)OUT/(R-Y)OUT	V ₁ = 1.33 V (p-p)	-0.4	_	+0.4	dB

Notes

1. $\Delta V_1 = |V_{CCA} - V_{CCD}| \le 300 \text{ mV};$ $\Delta V_2 = |V_{EED} - V_{EEA}| \le 300 \text{ mV}$ with $V_{EED} = SUB$ (latch-up prevention).


2. This frequency response includes the si-attenuation as a result of the time discrete signal processing. An si-correction is not performed.

APPLICATION INFORMATION



PACKAGE OUTLINES

DIP24: plastic dual in-line package; 24 leads (600 mil)



1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE
VERSION	IEC JEDEC EIAJ			PROJECTION	1550E DATE	
SOT101-1	051G02	MO-015AD				-92-11-17 95-01-23

SAA4981

SOT101-1

SO24: plastic small outline package; 24 leads; body width 7.5 mm SOT137-1 D A X = v 🕅 A ٧ 13 Q A_2 Ā (A A₁ pin 1 index L П 12 detail X е • 🕂 w 🕅 bp 10 mm 5 0 scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) z⁽¹⁾ A D⁽¹⁾ E⁽¹⁾ UNIT A₃ \mathbf{A}_{1} L Q θ A2 bp ${\rm H}_{\rm E}$ Lp v С е w У max 0.30 2.45 0.49 0.32 15.6 7.6 10.65 0.9 1.1 1.1 2.65 mm 0.25 1.27 1.4 0.25 0.25 0.1 8⁰ 0.10 2.25 0.36 0.23 15.2 7.4 10.00 0.4 1.0 0.4 0⁰ 0.035 0.016 0.012 0.096 0.019 0.013 0.61 0.30 0.42 0.043 0.043 inches 0.10 0.01 0.050 0.055 0.01 0.01 0.004 0.004 0.089 0.014 0.009 0.60 0.29 0.39 0.016 0.039 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. REFERENCES OUTLINE EUROPEAN ISSUE DATE PROJECTION VERSION IEC JEDEC EIAJ 92-11-17 075E05 SOT137-1 MS-013AD \bigcirc 95-01-24

SAA4981

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

SAA4981

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.