

CMOS 4-BIT MICROCONTROLLER

**TMP47C200BN, TMP47C400BN
TMP47C200BF, TMP47C400BF**

The 47C200B/400B are high speed and high performance 4-bit single chip microcomputers, integrating ROM, RAM, input/output ports, timer/counters, and a serial interface on a chip. The 47C200B/400B are the standard type devices in the TLCS-47 CMOS series. The 47C200B/400B are low voltage and high speed 4-bit single chip microcomputer based on the 47C200A/400A.


PART No.	ROM	RAM	PACKAGE	PIGGYBACK	OTP
TMP47C200BN	2048 x 8-bit	128 x 4-bit	SDIP42	TMP47C990E	TMP47P400AN
TMP47C200BF			QFP44	TMP47C990G	TMP47P400AF
TMP47C400BN	4096 x 8-bit	256 x 4-bit	SDIP42	TMP47C990E	TMP47P400AN
TMP47C400BF			QFP44	TMP47C990G	TMP47P400AF

FEATURES

- ◆ 4-bit single chip microcomputer
- ◆ Instruction execution time: 1.9 μ s (at 4.2MHz)
- ◆ 90 basic instructions
- ◆ Table look-up instructions
- ◆ 5-bit to 8-bit data conversion instruction
- ◆ Subroutine nesting: 15 levels max.
- ◆ 6 interrupt sources (External: 2, Internal: 4)
 - All sources have independent latches each, and multiple interrupt control is available.
- ◆ I/O port (36 pins)
 - Input 2ports 5pins
 - Output 2ports 8pins
 - I/O 6ports 23pins
- ◆ Interval Timer
- ◆ Two 12-bit Timer/Counters
 - Timer, event counter, and pulse width measurement mode
- ◆ Serial Interface with a 4-bit buffer
 - External/internal clock, and leading/trailing edge shift mode
- ◆ High current outputs
 - LED direct drive capability (typ. 30mA x 8 bits)
- ◆ Hold function
 - Battery/Capacitor back-up
- ◆ Real Time Emulator : BM4721A


<http://www.neonet.lv/autoradio>
 fax: + 371 7184532
 E-mail: juris@mailbox.neonet.lv

SDIP42-P-600




TMP47C200BN
 TMP47C400BN
 TMP47P400AN

QFP44-P-1414D




TMP47C200BF
 TMP47C400BF
 TMP47P400AF

SDIC42 piggy back




TMP47C990E

QFC44 piggy back



TMP47C990G

(1) SDIP42-P-600



The diagram shows the 80C86 microprocessor with its 40 pins and functions:

- Pin 1:** RS1
- Pin 2:** RS2
- Pin 3:** RS3
- Pin 4:** RS4
- Pin 5:** RS5
- Pin 6:** RS6
- Pin 7:** RS7
- Pin 8:** RS8
- Pin 9:** RS9
- Pin 10:** RS10
- Pin 11:** RS11
- Pin 12:** P10
- Pin 13:** P11
- Pin 14:** P12
- Pin 15:** P13
- Pin 16:** VSS
- Pin 17:** N.C.
- Pin 18:** P20
- Pin 19:** P21
- Pin 20:** P22
- Pin 21:** P23
- Pin 22:** K00
- Pin 23:** K01
- Pin 24:** K02
- Pin 25:** K03
- Pin 26:** TEST
- Pin 27:** XIN
- Pin 28:** XOUT
- Pin 29:** RESET
- Pin 30:** HOLD (KE0)
- Pin 31:** R80 (INT2)
- Pin 32:** R81 (T2)
- Pin 33:** R82 (INT1)
- Pin 34:** R83 (T1)
- Pin 35:** R90 (S1)
- Pin 36:** R91 (SO)
- Pin 37:** R92 (SCK)
- Pin 38:** N.C.
- Pin 39:** VDD
- Pin 40:** R40
- Pin 41:** R41
- Pin 42:** R42
- Pin 43:** R43
- Pin 44:** R50

The diagram illustrates the internal architecture of the 8051 microcontroller. At the top, power supply pins are shown: VDD and VSS. The internal components are interconnected via a system bus. Key components include:

- Control and Status:** KE (Key Encoder), Flags (C, Z, S, G), ALU (Arithmetic Logic Unit), Accumulator, HR (High Register), LR (Low Register), and RAM address buffer.
- Memory:** Data Memory (RAM) containing STACK, TC1, TC2, and SPW; Program Counter; Program Memory (ROM); and IR (Instruction Register) connected to a Decoder.
- Control Logic:** Hold controller (receiving HOLD/KE0), System controller (receiving RESET), Timing Generator (receiving TEST), and Clock Generator (receiving XIN and XOUT).
- Interrupts:** EIR (External Interrupt Register), EIF (External Interrupt Flag), and Interrupt controller.
- Timers and I/O:** Interval Timer, 12-bit Timer/Counter (2ch), and 4-bit Serial Interface.
- Registers:** R7, R6, R5, R4, R8, R9, P2, P1, and K0.
- Pin Functions:**
 - I/O port:** R73 to R70, R63 to R60, R53 to R50, R43 to R40.
 - T/C input Interrupt input:** R83 (T1), R82 (INT1), R81 (T2), R80 (INT2).
 - I/O port (Serial port):** R92 (SCK), R91 (SO), R90 (SI).
 - High current input port:** P23 to P20, P13 to P10.
 - Input port:** K03 to K00.

PIN FUNCTION

PIN NAME	Input/Output	FUNCTIONS	
K03 - K00	Input	4-bit input port	
P13 - P10	Output	4-bit output port with latch.	
P23 - P20		8-bit data are output by the 5-bit to 8-bit data conversion instruction [OUTB @HL].	
R43 - R40	I/O	4-bit I/O port with latch.	
R53 - R50		When used as input port, the latch must be set to "1".	
R63 - R60		Every bit data is possible to be set, cleared and tested by the bit manipulation instruction of the L-register indirect addressing.	
R73 - R70			
R83 (T1)	I/O(Input)	4-bit I/O port with latch.	Timer/Counter 1 external input
R82 (INT1)		When used as input port, external interrupt input pin, or timer/counter external input pin, the latch must be set to "1".	External interrupt 1 input
R81 (T2)			Timer/Counter 2 external input
R80 (INT2)			External interrupt 1 input
R92 (SCK)	I/O(I/O)	3-bit I/O port with latch.	Serial clock I/O
R91 (SO)	I/O(Output)	When used as input port or serial port, the latch must be set to "1".	Serial data output
R90 (SI)	I/O(Input)		Serial data input
XIN	Input	Resonator connecting pins.	
XOUT	Output	For inputting external clock, XIN is used and XOUT is opened.	
RESET	Input	Reset signal input	
HOLD (KE0)	Input(Input)	Hold request/release signal input	Sense input
TEST	Input	Test pin for shipping. Be opened or fixed to low level.	
VDD	Power Supply	+ 5V	
VSS		0V (GND)	

OPERATIONAL DESCRIPTION

1. SYSTEM CONFIGURATION

◆ INTERNAL CPU FUNCTION

- 2.1 Program Counter (PC)
- 2.2 Program Memory (ROM)
- 2.3 H Register, L Register
- 2.4 Data Memory (RAM)
 - Stack
 - Stack Pointer Word (SPW)
 - Data Counter (DC)
- 2.5 ALU, Accumulator
- 2.6 Flags
- 2.7 System controller
- 2.8 Interrupt Controller
- 2.9 Reset Circuit

◆ PERIPHERAL HARDWARE FUNCTION

- 3.1 I/O Ports
- 3.2 Interval Timer
- 3.3 Timer/Counters (TC1, TC2)
- 3.4 Serial Interface

Concerning the above component parts, the configuration and functions of hardwares are described.

2. INTERNAL CPU FUNCTION

2.1 Program Counter (PC)

The program counter is a 12-bit binary counter which indicates the address of the program memory storing the next instruction to be executed. Normally, the PC is incremented by the number of bytes of the instruction every time it is fetched. When a branch instruction or a subroutine instruction has been executed or an interrupt has been accepted, the specified values listed in Table 2-1 are set to the PC. The PC is initialized to "0" during reset.




Figure 2-1. Configuration of Program Counter

The PC can directly address a 4096-byte address space. However, with the short branch and subroutine call instructions, the following points must be considered :

(1) Short branch instruction [BSS a]

In [BSS a] instruction execution, when the branch condition is satisfied, the value specified in the instruction is set to the lower 6 bits of the PC. That is, [BSS a] becomes the in-page branch instruction. When [BSS a] is stored at the last address of the page, the upper 6 bits of the PC point the next page, so that branch is made to the next page.

(2) Subroutine call instruction [CALL a]

In [CALL a] instruction execution, the contents of the PC are saved to the stack then the value specified in the instruction is set to the PC. The address which can be specified by the instruction consists of 11 bits and the most significant bit of the PC is always "0". Therefore, the entry address of the subroutine should be within an address range of 000_H through 7FF_H.

Instruction or Operation		Condition	Program Counter (PC)											
			PC ₁₁	PC ₁₀	PC ₉	PC ₈	PC ₇	PC ₆	PC ₅	PC ₄	PC ₃	PC ₂	PC ₁	PC ₀
Execution of instruction	BS a	SF = 1 (Branch condition is satisfied)	Immediate data specified by the instruction											
		SF = 0 (Branch condition is not satisfied)	+ 2											
	BSS a	SF = 1	Lower 6-bit address ≠ 111111	Hold				Immediate data specified by the instruction						
			Lower 6-bit address = 111111 (last address in page)	+ 1				Immediate data specified by the instruction						
		SF = 0	+ 1											
	CALL a	0	Immediate data specified by the instruction											
	CALLS a	0	0	0	0	The data generated by the immediate data specified by the instruction						1	1	0
	RET	The return address restored from stack												
	RETI	The return address restored from stack												
	Others	Incremented by the number of bytes in the instruction												
	Interrupt acceptance			0	0	0	0	0	0	0	0	Interrupt vector		
Reset			0	0	0	0	0	0	0	0	0	0	0	0

Table 2-1. Status Change of Program Counter

2.2 Program Memory (ROM)

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the contents of the PC.

The fixed data can be read by using the table look-up instructions or 5-bit to 8-bit data conversion instruction.

(1) Table look-up instructions

[LDL A, @DC], [LDH A, @DC+]

The table look-up instructions read the lower and upper 4 bits of the fixed data stored at the address specified in the data counter (DC) to place them into the accumulator. [LDL A, @DC] instruction reads the lower 4 bits of fixed data, and [LDH A, @DC+] instruction reads the upper 4 bits.

The DC is a 12-bit register, allowing it to address the entire program memory space.

Example: When [LDL A, @DC] instruction is executed with the DC value being 7A0_H and the contents of program memory address 7A0_H being 58_H, "8" is stored in the accumulator; when [LDH A, @DC+] instruction is executed, "5" is stored in the accumulator and the DC value is incremented to 7A1_H.




Figure 2-2. Configuration of Program Memory

(2) 5-bit to 8-bit data conversion instruction [OUTB @HL]

The 5-bit to 8-bit data conversion instruction reads the fixed data (8 bits) from the data conversion table in the program memory to output the upper 4 bits to port P2 and the lower 4 bits to port P1. The table is located in the last 32-byte space (addresses 7E0_H through 7FF_H for the 47C200B, FE0_H through FFF_H for the 47C400B) in the program memory with the lower address consisting of the 5 bits obtained by concatenating the contents of the data memory specified by the HL register pair and the content of the carry flag. This instruction is usable for such applications as converting BCD data into an output code to the 7-segment display elements.

Example: The following shows that the BCD data at address 2F_H in the data memory is converted into the 7-segment code (e.g., anode common LED) to be output to ports P2 and P1.

```
LD      HL, #2FH ; HL←2FH (Data memory address is set)
TEST    CF      ; CF←0 (The table is specified at addresses FE0H - FEFH)
OUTB    @HL     ; Ports P2, P1←fixed data
:
ORG      0FE0H   ; Data conversion table
DATA    0C0H, 0F9H, 0A4H, 0B0H, 99H, 92H, 82H, 0D8H, 80H, 98H
```

2.2.1 Program Memory Capacity

The 47C200B has 2048 × 8 bits (addresses 000_H through 7FF_H) of program memory (mask ROM), the 47C400B has 4096 × 8 bits (addresses 000_H through FFF_H).

2.2.2 Program Memory Map

Figure 2-3 shows the program memory map. Address 000_H - 086_H and FE0_H - FFF_H (000_H - 086_H and 7E0_H - 7FF_H for the 47C200B) of the program memory are also used for special purposes.




Figure 2-3. Program Memory Map

On the 47C200B, no physical program memory exists in the address range 800_H through FFF_H. However, if this space is accessed by program, the most significant bit of each address is always regarded as "0" and the contents of the program memory corresponding to the address 000_H through 7FF_H are read. For example, when outputting the data at address FF3_H are read to ports by the [OUTB @HL] instruction, the data at address 7F3_H is actually read. That is, on the 47C200B, the conversion table is located in the address space 7E0_H through 7FF_H. When evaluating the 47C200B by using the piggyback chip, however, the conversion table must be allocated in the memory location addressed FE0_H through FFF_H also.

2.3 H Register and L Register

The H register and the L register are 4-bit general registers. They are also used as a register pair (HL) for the data memory (RAM) addressing pointer. The RAM consists of pages, each page being 16 words long (1 word = 4 bits). The H register specifies a page and the L register specifies an address in the page.

The L register has the auto-post-increment/decrement capability, implementing the execution of composite instructions. For example, [ST A, @HL+] instruction automatically increments the contents of the L register after data transfer.

During the execution of [SET @L], [CLR @L], or [TEST @L] instructions, the L register is also used to specify the bits corresponding to I/O port pins R73 through R40 (the indirect addressing of port bits by the L register).

Example: To write immediate values "5" and "F_H" to data memory addresses 10_H and 11_H.

```
LD    HL, #10H          ; HL ← 10H
ST    #5, @HL+          ; RAM [10H] ← 5H, LR ← LR + 1
ST    #0FH, @HL+        ; RAM [11H] ← FH, LR ← LR + 1
```




Figure 2-4. Configuration of H and L Registers

2.4 Data Memory (RAM)

The 47C400B has 256 × 4 bits (addresses 00_H through FF_H) of the data memory (RAM), and the 47C200B has 128 × 4 bits (addresses 00_H through 0F_H, and 90_H through FF_H).

The RAM is addressed in one of the three ways (addressing modes):

(1) Register-indirect addressing mode

In this mode, a page is specified by the H register and an address in the page by the L register.

Example: LD A, @HL ; Acc ← RAM [HL]

(2) Direct addressing mode

In this mode, an address is directly specified by the 8 bits of the second byte (operand) in the instruction field.

Example: LD A, 2CH ; Acc ← RAM [2C_H]

(3) Zero-page addressing mode

In this mode, an address in zero-page (addresses 00_H through 0F_H) is specified by the lower 4 bits of the second byte (operand) in the instruction field.

Example: ST #3, 05H ; RAM [05_H] ← 3




Figure 2-5. Addressing mode




Figure 2-6. Data Memory Capacity and Address Assignment

Note: With the 47C200B, the most significant bit of the RAM address is always regarded as "0", so that addresses 90H - FFH may be accessed as addresses 10H - 7FH. However, programming should be performed assuming that the RAM is assigned to addresses 00H - 0FH and 90H - FFH as shown in Figure 2-6 (a) by considering the application software evaluation with a piggyback or development tools.

When power-on is performed, the contents of the RAM become unpredictable, so that they must be initialized by the initialization routine.

Example: To clear RAM (use common to the 47C200B and 47C400B)

```


LD      HL, #00H      ; HL←00H
SCLRRAM: ST  #0, @HL+  ; RAM [HL] ←0, LR←LR + 1
B       SCLRRAM
ADD     H, #1         ; HR←HR + 1
B       SCLRRAM

```

2.4.1 Data Memory Map

Figure 2-7 shows the data memory map. The data memory is also used for the following special purpose.

- ① Stack
- ② Stack Pointer Word (SPW)
- ③ Data Counter (DC)
- ④ Count registers of the timer/counters (TC1, TC2)
- ⑤ Zero-page



Note1.  denotes the stack area.

Note2. The TC1 and TC2 areas are shared by the locations 13 and 14.

Figure 2-7. Data Memory Map

(1) Stack

The stack provides the area in which the return address is saved before a jump is performed to the processing routine at the execution of a subroutine call instruction or the acceptance of an interrupt. When a subroutine call instruction is executed, the contents (the return address) of the program counter are saved; when an interrupt is accepted, the contents of the program counter and flags are saved.

When returning from the processing routine, executing the subroutine return instruction [RET] restores the contents of the program counter from the stack; executing the interrupt return instruction [RETI] restores the contents of the program counter and flags.

The stack consists of up to 15 levels (locations 0 through 14) which are provided in the data memory (addresses C0H through FBH). Each location consists of 4-word data memory. Locations 13 and 14 are shared with the count registers of the timer/counters (TC1, TC2) to be described later.

The save/restore locations in the stack are determined by the stack pointer word (SPW). The SPW is automatically decremented after save, and incremented before restore. That is, the value of the SPW indicates the stack location number for the next save.

(2) Stack Pointer Word (SPW)

Address FFH in the data memory is called the stack pointer word, which identifies the location in the stack to be accessed (save or restore).

Generally, location number 0 to 12 can be set to the SPW, providing up to 13 levels of stack nesting. Locations 13 and 14 are shared with the timer/counters to be described later; therefore, when the timer/counters are not used, the stack area of up to 15 levels is available. Address FFH is assigned to the SPW, so that the contents of the SPW cannot be set "15" in any case.

The SPW is automatically updated when a subroutine call is executed or an interrupt is accepted. However, if it is used in excess of the stack area permitted by the data memory allocating configuration, the user-processed data may be lost. (For example, when the user-processed data area is in an address range 00H through CFH, up to location 4 of the stacks are usable. If an interrupt is accepted with location 4 already used, the user-processed data stored in addresses CC_H through CF_H corresponding to the location 3 area is lost.)

The SPW is not initialized by hardware, requiring to write the initial value (the location with which the use of the stack starts) by using the initialization routine. Normally, the initial value of "12" is used.

Example: To initialize the SPW (when the stack is used from location 12)

```
LD    A, #12    ; SPW ← 12
ST    A, 0FFH
```




Figure 2-8. Accessing Stack (Save/Restore)

(3) Data Counter (DC)

The data counter is a 12-bit register to specify the address of the data table to be referenced in the program memory (ROM). Data table reference is performed by the table look-up instructions [LDL A, @DC] and [LDH A, @DC+]. The data table may be located anywhere within the program memory address space.

The DC is assigned with a RAM address in unit of 4 bits. Therefore, the RAM manipulation instruction is used to set the initial value or read the contents of the DC.

Example: To set the DC to 780_H.

```
LD      HL, #0FCH    ; Sets RAM address of DCL to HL register pair.
ST      #0H, @HL+    ; DC ← 780H
ST      #8H, @HL+
ST      #7H, @HL+
```




Figure 2-9. Data Counter

(4) Count registers of the timer/counters (TC1, TC2)

The 47C200B/400B has two channels of 12-bit timer/counters. The count register of the timer/counter is assigned with a RAM addresses in unit of 4 bits, so that the initial value is set and the contents are read by using the RAM manipulation instruction.

The count registers are shared with the stack area (locations 13 and 14) described earlier, so that the stack is usable from location 13 when the timer/counter 1 is not used. When none of timer/counter 1 and timer/counter 2 are used, the stack is usable from location 14.

When both timer/counter 1 and timer/counter 2 are used, the data memory locations at addresses F7_H and FB_H can be used to store the user-processed data.




Figure 2-10. Count Registers of the Timer/Counters (TC1, TC2)

(5) Zero-page

The 16 words (at addresses 00_H through 0F_H) of the zero page of the data memory can be used as the user flags or pointers by using zero-page addressing mode instructions (comparison, addition, transfer, and bit manipulation), providing enhanced efficiency in programming.

Example: To write immediate data "8" to address 09_H if bit 2 at address 04_H in the RAM is "1".

```
TEST    04H, 2      ; Skips if bit 2 at address 04H in the RAM is "0".
B       SKIP
ST      #8, 09H      ; Writes "8" to address 09H in the RAM
SKIP:
```

2.5 ALU and Accumulator

2.5.1 Arithmetic / Logic Unit (ALU)


The ALU performs the arithmetic and logic operations specified by instructions on 4-bit binary data and outputs the result of the operation, the carry information (C), and the zero detect information (Z).

(1) Carry information (C)

The carry information indicates a carry-out from the most significant bit in an addition. A subtraction is performed as addition of two's complement, so that, with a subtraction, the carry information indicates that there is no borrow to the most significant bit. With a rotate instruction, the information indicates the data to be shifted out from the accumulator.

(2) Zero detect information (Z)

This information is "1" when the operation result or the data to be transferred to the accumulator/data memory is "0000₈".



Note. C_{in} indicates the carry input specified by instruction

Figure 2-11. ALU

Example: The carry information (C) and zero detect information (Z) for 4-bit additions and subtractions.

Operation	Result	C	Z
4 + 2 =	6	0	0
7 + 9 =	0	1	1
8 - 1 =	7	1	0
2 - 2 =	0	1	1
5 - 8 =	-3 (1101 ₈)	0	0

2.5.2 Accumulator (Acc)

The accumulator is a 4-bit register used to hold source data or results of the operations and data manipulations.




Figure 2-12. Accumulator

2.6 Flags

There are a carry flag (CF), a zero flag (ZF), a status flag (SF), and a general flag (GF), each consisting of 1 bit. These flags are set or cleared according to the condition specified by an instruction. When an interrupt is accepted, the flags are saved on the stack along with the program counter. When the [RETI] instruction is executed, the flags are restored from the stack to the states set before interrupt acceptance.




Figure 2-13. Flags

(1) Carry flag (CF)

The carry flag holds the carry information received from the ALU at the execution of an addition/subtraction with carry instruction, a compare instruction, or a rotate instruction. With a carry flag test instruction, the CF holds the value specified by it.

- ① Addition/subtraction with carry instructions [ADDC A, @HL], [SUBRC A, @HL]

The CF becomes the input (C_{in}) to the ALU to hold the carry information.

- ② Compare instructions [CMPR A, @HL], [CMPR A, #k]

The CF holds the carry information (non-borrow).

③ Rotate instructions [ROL A], [ROR A]

The CF is shifted into the accumulator to hold the carry information (the data shifted out from the accumulator).

④ Carry flag test instructions [TESTP CF], [TEST CF]

With [TESTP CF] instruction, the content of the CF is transferred to the SF then the CF is set to "1".

With [TEST CF] instruction, the value obtained by inverting the content of the CF is transferred to the SF then the CF is cleared to "0".

(2) Zero flag (ZF)

The zero flag holds the zero detect information (Z) received from the ALU at the execution of an operational instruction, a rotate instruction, an input instruction, or a transfer-to-accumulator instruction.

(3) Status flag (SF)

The status flag provides the branch condition for a branch instruction. Branch is performed when this flag is set to "1". Normally the SF is set to "1", so that any branch instruction can be regarded as an unconditional branch instruction. When a branch instruction is executed upon set or clear of the SF according to the condition specified by an instruction, this instruction becomes a conditional branch instruction. During reset, the SF is initialized to "1", other flags are not affected.

(4) General flag (GF)

This is a 1-bit general-purpose flag which can be set, cleared, or tested by program.

Example 1: When the following instructions are executed with the accumulator, H register, L register, data memory (address 07_H), and carry flag being set to "C_H", "0", "7", "5", and "1" respectively, the contents of the accumulator and flags become as follows:

Instruction	Acc after execution	Flag after execution		
		CF	ZF	SF
ADDC A, @HL	2 _H	1	0	0
SUBRC A, @HL	9 _H	0	0	0
CMPR A, @HL	C _H	0	0	1
AND A, @HL	4 _H	1	0	1
LD A, @HL	5 _H	1	0	1

Instruction	Acc after execution	Flag after execution		
		CF	ZF	SF
LD A, #0	0 _H	1	1	1
ADD A, #4	0 _H	1	1	0
DEC A	B _H	1	0	1
ROL A	9 _H	1	0	0
ROR A	E _H	0	0	1

Example 2: When the accumulator (Acc) is $0 \leq \text{Acc} \leq 9$, the general flag (GF) is set to "1".

```

CLR    GF          ; GF ← 0
CMPR   A, #9       ; Skip if Acc ≥ 9.
TEST   CF
B       SKIPC
SET    GF          ; GF ← 1
SKIPC:

```

2.7 System Controller




Figure 2-14. Clock Generator and Timing Generator

2.7.1 Clock Generator (CG)

The clock generator provides the basic clock pulse (CP) by which the system clock to be supplied to the CPU and the peripheral hardware is produced. The CP can be easily obtained by connecting the resonator to the XIN and XOUT pins. The clock from the external oscillator is also available. In the hold operating mode, the clock generator stops oscillating.





Figure 2-15. Examples of Oscillator Connection

Note: Accurate adjustment of the oscillation frequency

Although the hardware to externally and directly monitor the CP is not provided, the oscillation frequency can be adjusted by making the program to output the pulse with a fixed frequency to the port with the all interrupts disabled and timer/counters stopped and monitoring this pulse. With a system requiring the oscillation frequency adjustment, the adjusting program must be created beforehand.

Example: To output the oscillation frequency adjusting monitor pulse to port R70.

```
SFCCHK:  SET    %OP07,0
          CLR    %OP07,0
          BSS    SFCCHK
```



2.7.2 Timing Generator

The timing generator produces the system clocks from basic clock pulse which are supplied to the CPU and the peripheral hardware.

The timing generator consists of a 18-stage binary counter with a divided-by-16 prescaler. The basic clock (frequency: f_c) provides the prescaler. Therefore, the output frequency at the last stage is $f_c/222$ [Hz]. During reset, the binary counter is cleared to "0", however, the prescaler is not cleared.




Figure 2-16. Configuration of Timing Generator

The timing generator provides the following functions:

- ① Internal source clock for interval timer
- ② Internal source clock for timer/counters
- ③ Internal serial clock for a serial interface
- ④ Warm-up time for releasing of the hold operating mode

2.7.3 Instruction Cycle

The instruction execution and the on-chip peripheral hardware operations are performed in synchronization with the basic clock pulse (CP: f_c [Hz]). The smallest unit of instruction execution is called an instruction cycle. The instruction set of the TLC5-47 series consists of 1-cycle instructions and 2-cycle instructions. The former requires 1 cycle for their execution; the latter, 2 cycles. Each instruction cycle consists of 4 states (S1 through S4). Each state consists of 2 basic clock pulses.




Figure 2-17. Instruction Cycle

2.7.4 Hold Operating Mode


The hold feature stops the system and holds the the system's internal states active before stop with a low power. The hold operation is controlled by the command register (OP10) and the $\overline{\text{HOLD}}$ pin input. The $\overline{\text{HOLD}}$ pin input state can be known by the status register (IP0E). The $\overline{\text{HOLD}}$ pin is shared with the $\overline{\text{KE0}}$ pin.

(1) Starts Hold Operating Mode

The hold operation is started when the command is set to the command register and holds the following states during the hold operation:

- ① The oscillator stops and the system's internal operations are all held up.
- ② The interval timer is cleared to "0".
- ③ The states of the data memory, registers, and latches valid immediately before the system is put in the hold state are all held.
- ④ The program counter holds the address of the instruction to be executed after the instruction [OUT A, %OP10] or [OUT @HL, %OP10] which starts the hold operating mode.

Hold operating mode command register (Port address OP10)



Hold operating mode status register (Port address IP0E)




Figure 2-18. Hold Operating Mode Command Register/Status Register

The hold operating mode consists of the level-sensitive release mode and the edge-sensitive release mode.

a. Level-sensitive release mode

In this mode, the hold operation is released by setting the $\overline{\text{HOLD}}$ pin to the high level. This mode is used for the capacitor backup with power off or for the battery backup for long hours.

If the instruction to start the hold operation is executed with the $\overline{\text{HOLD}}$ pin input being high, the hold operation does not start but the release sequence (warm-up) starts immediately. Therefore, to start the hold operation in the level-sensitive release mode, that the $\overline{\text{HOLD}}$ pin input being low (the hold operation request) must be recognized in program. This recognition is performed in one of the two ways below:

- ① Testing $\overline{\text{HOLD}}$ (bit 0 of the status register)
- ② Applying the $\overline{\text{HOLD}}$ pin input also to the $\overline{\text{INT1}}$ pin to generate the external interrupt 1 request.

Example: To test $\overline{\text{HOLD}}$ to start the hold operation in the level-sensitive release mode (the warm-up time = $2^{14}/f_c$).

```
SHOLDH: TEST  %IP0E, 0 ; Waits until  $\overline{\text{HOLD}}$  pin input goes low.
          B      SHOLDH
          LD      A, #1101B ; OP10 ← 1101B
          OUT     A, %OP10
```




Figure 2-19. Level-sensitive release mode

b. Edge-sensitive release mode

In this mode, the hold operation is released at the rising edge of the $\overline{\text{HOLD}}$ pin input. This mode is used for applications in which a relatively short-time program processing is repeated at a certain cycle. This cyclic signal (for example, the clock supplied from the low power dissipation oscillator). In the edge-sensitive mode, even if the $\overline{\text{HOLD}}$ pin input is high, the hold operation is performed.

Example: To start the hold operation in the edge-sensitive release mode (the warm-up time = $2^{14}/f_c$).

```
LD      A, #0101B ; OP10 ← 0101B
OUT     A, %OP10
```





Figure 2-20. Edge-sensitive release mode

Note: In the hold operation, the dissipation of the power associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the hold feature. This point should be considered in the system design and the interface circuit design.

In the CMOS circuitry, a current does not flow when the input level is stable at the power voltage level (V_{DD}/V_{SS}); however, when the input level gets higher than the power voltage level (by approximately 0.3 to 0.5 V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port (the open drain output pin with an input transistor connected) puts the pin signal into the high-impedance state, a current flows across the ports input transistor, requiring to fix the level by pull-up or other means.

(2) Releases Hold Operating Mode

The hold operating mode is released in the following sequence:

- ① The oscillator starts
- ② Warm-up is performed to acquire the time for stabilizing oscillation. During the warm-up, the internal operations are all stopped. One of three warm-up times can be selected by program depending on the characteristics of the oscillator used.
- ③ When the warm-up time has passed, an ordinary operation restarts from the instruction next to the instruction which starts the hold operation. At this time, the interval timer starts from the reset state "0".

The warm-up time is obtained by dividing the basic clock by the interval timer, so that, if the frequency at releasing the hold operation is unstable, the warm-up time shown in Figure 2-18. includes an error. Therefore, the warm-up time must be handled as an approximate value. The hold operation is also released by setting the $\overline{\text{RESET}}$ pin to the low level. In this case, the normal reset operation follows immediately.

Note: To release the hold operation at a low hold voltage, the following points must be considered:

When the power voltage rises from the hold voltage to the operating voltage, the $\overline{\text{RESET}}$ pin input is also at the high level and its voltage rises with the power voltage.

In this case, if a time-constant circuit or the like is externally attached, the voltage rise of the $\overline{\text{RESET}}$ pin input occurs after the power voltage rise. If the voltage level of the $\overline{\text{RESET}}$ pin input gets under the non-inverted high input voltage of the $\overline{\text{RESET}}$ pin input (the hysteresis input), a reset operation may happen.

2.8. INTERRUPT FUNCTION

(1) Interrupt Controller

There are 6 interrupt sources (2 external and 4 internal). The prioritized multiple interrupt capability is supported. The interrupt latches (IL₅ through IL₀) to hold interrupt requests are provided for the interrupt sources. Each interrupt latch is set to "1" when an interrupt request is made, asking the CPU to accept the interrupt. The acceptance of interrupt can be permitted or prohibited by program through the interrupt enable master flip-flop (EIF) and interrupt enable register (EIR). When two or more interrupts occur simultaneously, the one with the highest priority determined by hardware is serviced first.

Interrupt Source			Priority	Interrupt Latch	Enable conditions	Entry address
External	External Interrupt 1 (INT1)	(INT1)	(highest) 1	IL ₅	EIF = 1	002 _H
Internal	Serial Interface Interrupt (ISIO)	(ISIO)	2	IL ₄	EIF = 1, EIR ₃ = 1	004 _H
	TC1 overflow Interrupt (IOVF1)	(IOVF1)	3	IL ₃	EIF = 1, EIR ₂ = 1	006 _H
	TC2 overflow Interrupt (IOVF2)	(IOVF2)	4	IL ₂	EIF = 1, EIR ₁ = 1	008 _H
	Interval Timer Interrupt (ITMR)	(ITMR)	5	IL ₁		00A _H
External	External Interrupt 2 (INT2)	(INT2)	(lowest) 6	IL ₀	EIF = 1, EIR ₀ = 1	00C _H

Table 2-2. Interrupt Sources




Figure 2-21. Interrupt Controller Block Diagram

a. Interrupt enable master flip-flop (EIF)

The EIF controls the enable/disable of all interrupts. When this flip-flop is cleared to "0", all interrupts are disabled; when it is set to "1", the interrupts are enabled.

When an interrupt is accepted, the EIF is cleared to "0", temporarily disabling the acceptance of subsequent interrupts. When the interrupt service program has been executed, the EIF is set to "1" by the execution of the interrupt return instruction [RETI], being put in the enabled state again.

Set or clear of the EIF in program is performed by instructions [EICLR IL, r] and [DICLR IL, r], respectively. The EIF is initialized to "0" during reset.

b. Interrupt enable register (EIR)

The EIR is a 4-bit register specifies the enable or disable of each interrupt except INT1. An interrupt is enabled when the corresponding bit of the EIR is "1", and an interrupt is disabled when the corresponding bit of the EIR is "0". Bit 1 of the EIR (EIR₁) is shared by both IOVF2 and ITMR interrupts.

Read/write on the EIR is performed by executing [XCH A, EIR] instruction. The EIR is initialized to "0" during reset.

c. Interrupt latch (IL₅ through IL₀)

An interrupt latch is provided for each interrupt source. The IL is set to "1" when an interrupt request is made to ask the CPU for accepting the interrupt. Each IL is cleared to "0" upon acceptance of the interrupt. It is initialized to "0" during reset.

The ILs can be cleared independently by interrupt latch operation instructions ([EICLR IL, r], [DICLR IL, r], and [CLR IL, r]) to make them cancel interrupt requests or initialize by program. When the value of instruction field (r) is "0", the interrupt latch is cleared; when the value is "1", the IL is held. Note that the ILs cannot be set by instruction.

Example 1: To enable IOVF1, INT1, and INT2 interrupts.

```
LD      A, #0101B ; EIR←0101b
XCH     A, EIR
EICLR   IL, 111111B ; EIF←1
```

Example 2: To set the EIF to "1", and to clear the interrupt latches except ISIO to "0".

```
EICLR   IL, 010000B ; EIF←1, IL5←0, IL3 – IL0←0
```

(2) Interrupt Processing

An interrupt request is held until the interrupt is accepted or the IL is cleared by the reset or the interrupt latch operation instruction. The interrupt acknowledge processing is performed in 2 instruction cycles after the end of the current instruction execution (or after the timer/counter processing if any). The interrupt service program terminates upon execution of the interrupt return instruction [RETI].

The interrupt acknowledge processing consists of the following sequence:

- ① The contents of the program counter and the flags are saved on the stack.
- ② The interrupt entry address corresponding to the interrupt source is set to the program counter.
- ③ The status flag is set to "1".
- ④ The EIF is cleared to "0", temporarily disabling the acceptance of subsequent interrupts.
- ⑤ The interrupt latch for the accepted interrupt source is cleared to "0".
- ⑥ The instruction stored at the interrupt entry address is executed. (Generally, in the program memory space at the interrupt entry address, the branch instruction to each interrupt processing program is stored.)


To perform the multi-interrupt, the EIF is set to "1" in the interrupt service program, and the acceptable interrupt source is selected by the EIR. However, for the INT1 interrupt, the interrupt service is disabled under software control because it is not disabled by the EIR.

Example: The INT1 interrupt service is disabled under software control (Bit 0 of RAM [05H] are assigned to the disabling switch of interrupt service).

```

PINT1: TEST 05H,0 ; Skips if RAM [05H] 0 is "1"
        B    SINT1
        RETI
SINT1:  :

```



Notes.

1. It is assumed that there is no other interrupt request and EIR = 0011_B.
2. The value *r* in the [EICLR IL, *r*] instruction is assumed as 11111_B.
3. [] denotes the execution of an instruction.

Figure 2-22. Interrupt Timing chart (Example)

The interrupt return instruction [RETI] performs the following operations :

- ① Restores the contents of the program counter and the flags from the stack.
- ② Sets the EIF to "1" to provide the interrupt enable state again.

In the interrupt processing, the program counter and flags are automatically saved or restored but the accumulator and other registers are not. If it is necessary to save or restore them, it must be performed by program as shown in the following example. To perform the multi-interrupt, the saving RAM area never be overlapped.

Example: To save and restore the accumulator and HL register pair.

```

XCH    HL, GSAV1 ; RAM [GSAV1] ↔ HL
XCH    A, GSAV1+2 ; RAM [GSAV1+2] ↔ Acc

```

Note. The lower 2 bits of GSAV1 should be "0's".

(3) External Interrupt

When an external interrupt (INT1 or INT2) occurs, the interrupt latch is set at the falling edge of the corresponding pin input (INT1 or INT2).

The INT1 interrupt cannot be disabled by the EIR, so that it is always accepted in the interrupt enable state (EIF = "1"). Therefore, INT1 is used for an interrupt with high priority such as an emergency interrupt. When R82 (INT1) pin is used for the I/O port, the INT1 interrupt occurs at the falling edge of the pin input, so that the interrupt return [RETI] instruction must be stored at the interrupt entry address to perform dummy interrupt processing.

Because the external interrupt input is the hysteresis type, each of high and low level time requires 2 or more instruction cycles for a correct interrupt operation.

2.9 RESET FUNCTION

When the $\overline{\text{RESET}}$ pin is held to the low level for three or more instruction cycles when the power voltage is within the operating voltage range and the oscillation is stable, reset is performed to initialize the internal states.

When the $\overline{\text{RESET}}$ pin input goes high, the reset is cleared and program execution starts from address 000_H. The $\overline{\text{RESET}}$ pin is a hysteresis input with a pull-up resistor (220k Ω typ.). Externally attaching a capacitor and a diode implement a simplified power-on-reset operation.




Figure 2-23. Simplified Power-On-Reset Circuit

On-chip hardware	Initial value	On-chip hardware	Initial value
Program counter (PC)	000 _H	Output latch (I/O ports or Output ports)	Refer to "INPUT/OUTPUT Circuitry".
Status flag (SF)	1		
Interrupt enable master flip-flop (EIF)	0		
Interrupt enable register (EIR)	0 _H	Command register	Refer to the description of each relative command register.
Interrupt latch (IL)	"0"		
Interval timer	"0"		

Table 2-3. Initialization of Internal States by Reset Operation

2.9.1 Warm-Start

The warm-start capability to hold the data memory contents in the reset operation is not supported by hardware. However, it can be implemented by the following:

- ① Back up the voltage to be supplied to VDD pin.
- ② Apply to the $\overline{\text{HOLD}}$ pin the waveform synchronized with the power voltage variation.
- ③ Set the hold operating mode during the power is down.
- ④ Reset by program using the output port of sink open drain (initial "Hi-Z") after releasing the hold operation.
- ⑤ Apply to an input port the power-on detection signal, and skip the initialize routines such as clearing RAM.




Figure 2-24. Warm-Start Circuit Example

3. PERIPHERAL HARDWARE FUNCTION

3.1 Ports

The data transfer with the external circuit and the command/status/data transfer with the internal circuit are performed by using the I/O instructions (13 kinds). There are 4 types of ports:

- ① I/O port ; Data transfer with external circuit
- ② Command register ; Control of internal circuit
- ③ Status register ; Reading the status signal from internal circuit
- ④ Data register ; Data transfer with internal circuit

These ports are assigned with port addresses (00_H through 1F_H). Each port is selected by specifying its port address in an I/O instruction. Table 3-2 lists the port address assignments and the I/O instructions that can access the ports.

3.1.1 I/O Timing

(1) Input timing

External data is read from an input port or an I/O port in the S3 state of the second instruction cycle during the input instruction (2-cycle instruction) execution. This timing cannot be recognized from the outside, so that the transient input such as chattering must be processed by program.




Figure 3-1. Input Timing

(2) Output timing

Data is output to an output port or an I/O port in the S4 state of the second instruction cycle during the output instruction (2-cycle instruction) execution.




Figure 3-2. Output Timing

3.1.2 I/O Ports

The 47C200B/400B have 10 I/O ports (36 pins) each as follows:

- ① K0 ; 4-bit input
- ② P1, P2 ; 4-bit output
- ③ R4, R5, R6, R7 ; 4-bit input/output
- ④ R8 ; 4-bit input/output (shared with external interrupt input and timer/counter input)
- ⑤ R9 ; 3-bit input/output (shared with serial port)
- ⑥ KE ; 1-bit sense input (shared with hold request/release signal input)

Each output port contains a latch, which holds the output data. The input ports have no latch; therefore, it is desired to hold data externally until it is read or read twice or more before processing it.

(1) Port K0 (K03 – K00)

Port K0 is a 4-bit input-only port. A pull-up/pull-down resistor can be installed by the mask option.

K0 port (port address IP00)



Figure 3-3. Port K0

(2) Ports P1 (P13 – P10) and P2 (P23 – P20)

Ports P1 and P2 are 4-bit high current output ports with a latch, which can directly drive LEDs. When an input instruction is executed, the latch data is read in these ports. They can be accessed separately at port addresses OP01/IP01 and OP02/IP02. Additionally, 8-bit data can be set to these ports (the upper 4 bits to port P2, the lower 4 bits to port P1) by using the 5-bit to 8-bit data conversion instruction [OUTB @HL]. The latch is initialized to "1" during reset.

Example 1: To output immediate value "5" to port P1

```
OUT    #5,%OP01    ; Port P1←5
```


Example 2: To read the latch data from port P2 and store it in the accumulator

```
IN      %IP02,A     ; Acc←Port P2
```

Example 3: To read from ROM, the 8-bit data corresponding to the 5 bits obtained by linking the content (1 bit) of the carry flag with the contents (4 bits) of at address 90H in RAM to output the 8-bit data to ports P2 and P1.

```
LD      HL,#90H     ; HL←90H (Sets the data memory address)
OUTB    @HL         ; Ports P2,P1←ROM data
```

Port P2 (Port address OP02 / IP02)



Port P1 (Port address OP01 / IP01)





Figure 3-4. Ports P1 and P2

(3) Ports R4 (R43 – R40), R5 (R53 – R50), R6 (R63 – R60), R7 (R73 – R70)

These ports are 4-bit I/O ports with a latch. When used as an input port, the latch must be set to "1". The latch is initialized to "1" during reset.

These 4 ports (16 pins) can be set, cleared, and tested for each bit as specified by L register indirect addressing bit manipulation instructions ([SET @L], [CLR @L], and [TEST @L]). Table 3-1 lists the pins (I/O ports) that correspond to the contents of L register.

Example: To clear R43 output as specified by the L register indirect addressing bit manipulation instruction.

```
LD      L, #0011B   ; Sets R43 pin address to L register
CLR     @L           ; R43←0
```

L register				PIN
3	2	1	0	
0	0	0	0	R40
0	0	0	1	R41
0	0	1	0	R42
0	0	1	1	R43

L register				PIN
3	2	1	0	
0	1	0	0	R50
0	1	0	1	R51
0	1	1	0	R52
0	1	1	1	R53

L register				PIN
3	2	1	0	
1	0	0	0	R60
1	0	0	1	R61
1	0	1	0	R62
1	0	1	1	R63

L register				PIN
3	2	1	0	
1	1	0	0	R70
1	1	0	1	R71
1	1	1	0	R72
1	1	1	1	R73

Table 3-1. Relationship between L register contents and I/O port bits




Figure 3-5. Ports R4 – R7

(4) Port R8 (R83 – R80)

Port R8 is a 4-bit I/O port with a latch. When used as an input port, the latch must be set to "1". The latch is initialized to "1" during reset.

Port R8 is shared with the external interrupt input pin and the timer/counter input pin. To use this port for one of these functional pins, the latch should be set to "1". To use it for an ordinary I/O port, the acceptance of external interrupt should be disabled or the event counter/pulse width measurement modes of the timer/counter should be disabled.

Note: When R82 ($\overline{\text{INT1}}$) pin is used for an I/O port, external interrupt 1 occurs upon detection of the falling edge of pin input, and if the interrupt enable master flip-flop is enabled, the interrupt request is always accepted. So that a dummy interrupt processing must be performed (only the interrupt return instruction [RETI] is executed).

With R80 ($\overline{\text{INT2}}$) pin, external interrupt 2 occurs like R82 in but bit 0 of the interrupt enable register (EIR0) is only kept at "0", not accepting the interrupt request.

Port R8 (Port address OP08 / IP08)

3	2	1	0
R83 (T1)	R82 ($\overline{\text{INT1}}$)	R81 (T2)	R80 ($\overline{\text{INT2}}$)




Figure 3-6. Port R8

(5) Port R9 (R92 – R90)

Port R9 is a 3-bit I/O port with a latch. When used as an input, the latch must be set to "1". The latch is initialized to "1" during reset.

Port R9 is shared with the serial port. To use port R9 for the serial port, the latch should be set. To use port R9 for an ordinary I/O port, the serial interface must be disabled.
Note that R93 pin does not exist actually but "1" is read when an input instruction is executed.




Figure 3-7. Port R9

(6) Port KE ($\overline{\text{KE0}}$)

Example: To wait until $\overline{\text{KE0}}$ pin goes low.

```
SWAIT : TEST    %IPOE,0      ; Waits if  $\overline{\text{KE0}}$  pin = "H".
      B        SWAIT
```




Figure 3-8. Port KE

Port address (**)	Port		Input / Output instructions						
	Input (IP**)	Output (OP**)	IN %p, A IN %p, @HL	OUTA, %p OUT @HL, %p	OUT #k, %p	OUTB @HL (Note 2)	SET %p, b CLR %p, b	TEST %p, b TESTP %p, b	SET @L CLR @L TEST @L
00H	K0 input port	—	○○○	—	—	—	—	—	—
01	P1 output latch	P1 output port	—	—	—	—	—	—	—
02	P2 output latch	P2 output port	—	—	—	—	—	—	—
03	—	—	—	—	—	—	—	—	—
04	R4 input port	R4 output port	—	—	—	—	—	—	—
05	R5 input port	R5 output port	—	—	—	—	—	—	—
06	R6 input port	R6 output port	—	—	—	—	—	—	—
07	R7 input port	R7 output port	—	—	—	—	—	—	—
08	R8 input port	R8 output port	—	—	—	—	—	—	—
09	R9 input port	R9 output port	—	—	—	—	—	—	—
0A	—	—	—	—	—	—	—	—	—
0B	—	—	—	—	—	—	—	—	—
0C	—	—	—	—	—	—	—	—	—
0D	—	—	—	—	—	—	—	—	—
0E	SIO, HOLD status	—	—	—	—	—	—	—	—
0F	Serial receive buffer	Serial transmit buffer	—	—	—	—	—	—	—
10H	Undefined	Hold operating mode control	—	—	—	—	—	—	—
11	Undefined	—	—	—	—	—	—	—	—
12	Undefined	—	—	—	—	—	—	—	—
13	Undefined	—	—	—	—	—	—	—	—
14	Undefined	—	—	—	—	—	—	—	—
15	Undefined	—	—	—	—	—	—	—	—
16	Undefined	—	—	—	—	—	—	—	—
17	Undefined	—	—	—	—	—	—	—	—
18	Undefined	Interval Timer interrupt control	—	—	—	—	—	—	—
19	Undefined	—	—	—	—	—	—	—	—
1A	Undefined	—	—	—	—	—	—	—	—
1B	Undefined	—	—	—	—	—	—	—	—
1C	Undefined	Timer / Counter 1 control	—	—	—	—	—	—	—
1D	Undefined	Timer / Counter 2 control	—	—	—	—	—	—	—
1E	Undefined	—	—	—	—	—	—	—	—
1F	Undefined	Serial interface control	—	—	—	—	—	—	—

Note 1. "—" means the reserved state. Unavailable for the user programs.

Note 2. The 5-bit to 8-bit data conversion instruction [OUTB @HL], automatic access to ports P1 and P2.

Table 3-2. Port Address Assignments and Available I/O Instructions

3.2 Interval Timer

The interval timer can be used to generate an interrupt with a fixed frequency. For an interval timer interrupt, one of 4 frequencies can be selected by command. The command register (OP19) is initialized to "0" during reset. An interval timer interrupt is generated at the first rising edge of the binary counters output after the command has been set. The interval timer is not cleared by command, so that the first interrupt may occur earlier than the preset interrupt period.

Example: To set the interval timer interrupt frequency to $f_c/2^{12}$ [Hz].

```
LD    A, #0110B ; OP19 ← 0110B
OUT   A, %OP19
```

Interval Timer interrupt command register (Port address OP19)




Figure 3-9. Interval Timer Interrupt Command Register

3.3 Timer/Counters (TC1, TC2)

The 47C200B/400B contain two 12-bit timer/counters (TC1, TC2). RAM addresses are assigned to the count register in unit of 4 bits, permitting the initial value setting and counter reading through the RAM manipulation instruction. When the timer/counter is not used, the mode selection may be set to "stopped" to use the RAM at the address corresponding to the timer/counter for storing the ordinary user-processed data.



Figure 3-10. The Count registers of the Timer/Counters (TC1, TC2)

3.3.1 Functions of Timer/Counters

The timer/counters provide the following functions:

- ① Event counter
- ② Programmable timer
- ③ Pulse width measurement

3.3.2 Control of Timer/Counters

The timer/counters are controlled by the command registers. The command register is accessed as port address OP1C for TC1 and port address OP1D for TC2. These registers are initialized to "0" during reset.




Figure 3-11. Timer/Counter Control Command Registers

The timer/counter increments at the rising edge of each count pulse. Counting starts with the first rising edge of the count pulse generated after the command has been set. Count operation is performed in one instruction cycle after the current instruction execution, during which the execution of a next instruction and the acceptance of an interrupt are delayed. If counting is requested by both TC1 and TC2 simultaneously, the request by TC1 is preferred. The request by TC2 is accepted in the next instruction cycle. Therefore, during count operation, the apparent instruction execution speed drops as counting occurs more frequently.

The timer/counter causes an interrupt upon occurrence of an overflow (a transition of the count value from FFF_H to 000_H). If the timer/counter is in the interrupt enabled state and the overflow interrupt is accepted immediately after its occurrence, the interrupt is processed in the sequence shown in Figure 3-12. Note that counting continues if there is a count request after overflow occurrence.




Figure 3-12. Timer/Counter Overflow Interrupt Timing

(1) Event counter mode

In the event counter mode, the timer/counter increments at each rising edge of the external pin (T1, T2) input. The maximum applied frequency of the external pin input is $f_c/32$ for the 1-channel operation; for the 2-channel operation, the frequency is $f_c/32$ for TC1 and $f_c/40$ for TC2. The apparent instruction execution speed drops most to $(9/11) \times 100 = 82\%$ when TC1 and TC2 are operated at the maximum applied frequency because the count operation is inserted once every 4 instruction cycles for TC1 and every 5 cycles for TC2. For example, the instruction execution speed of $2\mu s$ drops to $3.64\mu s$.

Example: To operate TC2 in the event counter mode

```
LD    A, #0100B ; OP1D ← 01**B
OUT   A, %OP1D
```




Figure 3-13. Event Counter Mode Timing chart

(2) Timer mode

In the timer mode, the timer/counter increments at the rising edge of the internal pulse generated from the timing generator. One of 4 internal pulse rates can be selected by the command register. The selected rate can be initially set to the timer/counter to generate an overflow interrupt in order to create a desired time interval.

When an internal pulse rate of $f_c/2^{10}$ is used, a count operation is inserted once every 128 instruction cycles, so that the apparent instruction execution speed drops by $(1/127) \times 100 = 0.8\%$. For example, the instruction execution speed of $2\mu s$ drops to $2.016\mu s$.

In the timer mode, R83 (T1) and R81 (T2) pins provide the ordinary I/O ports.

Example: To generate an overflow interrupt (at $f_c = 4\text{MHz}$) by the TC1 after 100 ms.

```
LD    HL, #0F4H ; TC1 ← E79H (setting of the count register)
ST    #9, @HL+
ST    #7, @HL+
ST    #0EH, @HL+
LD    A, #1000B ; OP1C ← 1000B
OUT   A, %OP1C
LD    A, #0100B ; EIR ← 0100B (enables interrupt)
XCH   A, EIR
EICLR IL, 110111B ; EIF ← 1, IL3 ← 0
```




Figure 3-14. Timer Mode Timing chart

※ The drop of the apparent instruction execution speed can be calculated by the following way

$$1 \div \left\{ \frac{(\text{basical clock freq.}) / 8}{(\text{internal pulse rate})} - 1 \right\} \times 100 [\%]$$

※ Calculating the preset value of the count register

The preset value of the count register is obtained from the following relation

$$2^{12} - (\text{interrupt setting time}) \times (\text{internal pulse rate})$$

For example, to generate an overflow interrupt after 100ms at $f_c = 4\text{MHz}$ with the internal pulse rate of $f_c/2^{10}$, set the following value to the count register as the preset value:

$$2^{12} - (100 \times 10^{-3}) \times (4 \times 10^6 / 2^{10}) = 3705 = \text{E79}_{\text{H}}$$

Internal pulse rate	Max. setting time	Example : At $f_c = 4.194304\text{MHz}$	
		Internal pulse rate	Max. setting time
$f_c / 2^{10}$ [Hz]	$2^{22} / f_c$ [s]	4096 [Hz]	1 [s]
$f_c / 2^{14}$	$2^{26} / f_c$	256	16
$f_c / 2^{18}$	$2^{30} / f_c$	16	256
$f_c / 2^{22}$	$2^{34} / f_c$	1	4096

Table 3-3. Internal Pulse Rate Selection

(3) Pulse width measurement mode

In the pulse width measurement mode, the timer/counter increments with the pulse obtained by sampling the external pins (T1, T2) by the internal pulse. As shown in Figure 3-15, the timer/counter increments only while the external pin input is high. The maximum applied frequency to the external pin input must be one that is enough for analyzing the count value. Normally, a frequency sufficient slower than the internal pulse rate setting is applied to the external pin.




Figure 3-15. Pulse Width Measurement Mode Timing chart




Figure 3-18. Serial Interface Status Register

3.4.3 Serial Clock

For the serial clock, one of the following can be selected according to the contents of the command register:

- (1) Clock source selection
 - a. Internal clock
 $f_{c/27}$ [Hz] is used for the serial clock (at $f_c = 4.194304\text{MHz}$, the serial clock frequency is 32,768 kHz). The serial clock is output on the SCK pin. Note that at the start of transfer, the SCK pin output goes high. This serial interface provides the wait function in which the shift is not occurred until these processings are completed.
 The highest transfer rate based on the internal clock is 31250 bits/second (at $f_c = 4\text{MHz}$).
 - b. External clock
 The signal obtained by the clock supplied to the $\overline{\text{SCK}}$ pin from the outside is used for the serial clock. In this case, the output latch of R92 ($\overline{\text{SCK}}$) must be set to "1" beforehand. For the shift operation to be performed correctly, each of the clock's high and low levels needs two instructions or more to be completed.
- (2) Shift edge selection
 - a. Leading edge
 Data is shifted at the leading edge (the falling edge of $\overline{\text{SCK}}$ pin input) of the serial clock.
 - b. Trailing edge
 Data is shifted at the trailing edge (the rising edge of $\overline{\text{SCK}}$ pin input) of the serial clock. However, in the transmit mode, the trailing edge shift is not supported.

3.4.4 Transfer Modes

Selection between the transmit mode and the receive mode is performed by RM (bit 2 of the command register).

- (1) Transmit mode
 The transmit mode is set to the command register then the first transmit data (4 bits) is written to the buffer register OP0F (if the transmit mode is not set, the data is not written to the buffer register). Then, setting ESIO to "1" starts transmission. The transmit data is output to the SO pin synchronization with the serial clock from the LSB side sequentially. When the LSB is output, the transmit data is moved from the buffer register to the shift register. When the buffer register becomes empty, the buffer empty interrupt (ISIO) to request for the next transmit data is generated. When the interrupt service program writes the transmit data to the buffer register, the interrupt request is reset.
 In the operation based on the internal clock, if no more data is set after the transmission of the 4-bit data, the serial clock is stopped and the wait state sets in.
 In the operation based on the external clock, the data must be set in the buffer register by the time the next data shift operation starts. Therefore, the transfer rate is determined by the maximum delay time between the occurrence of the interrupt request and the writing of data to the buffer register by the interrupt service program.
 To end transmission, ESIO is cleared to "0" instead of writing the next transmit data by the buffer empty interrupt service program. When ESIO is cleared, transmission stops upon termination of the currently shifted-out data. The transmission end can be known by the SIOF state (SIOF goes "0" upon transmission end). In the operation based on the external clock, ESIO must be cleared to "0" before the next data is shifted out. If ESIO is not cleared before, the transmission stops upon transmitting the next data (dummy).




Figure 3-19. Transmit Mode

Example 1: To transmit data stored in the RAM (its address is specified by the HL register pair) in synchronization with the internal clock.

```
LD      A, #0010B      ; OP1F←0010B (Sets the transmit mode of
                        ; internal-clock-based operation)
OUT     A, %OP1F
OUT     @HL, %OP0F      ; OP0F←RAM [HL] (Writes the first transmit
                        ; data)
LD      A, #1010B      ; ESIO←1 (Instructs transmission start)
OUT     A, %OP1F
```

Example 2: To end transmission (internal-clock-based operation)

```
LD      A, #0010B      ; ESIO←0 (Instructs transmission end)
OUT     A, %OP1F
SENDC:  TESTP %IP0E, 3  ; Waits until SIOF = "0"
        B      SENDC
```

(2) Receive mode

Data can be received when ESIO is set to "1" after setting the receive mode to the command register. The data is put from the SI pin to the shift register in synchronization with the serial clock. Then the 4-bit data is transferred from the shift register to the buffer register (IP0F), upon which the buffer full interrupt (ISIO) to request for reading received data is generated. The received data is read from the buffer register by the interrupt service program. When the data has been read, the interrupt request is reset and the next data is put in the shift register to be transferred to the buffer register.

In the operation based on the internal clock, if the previous received data has not been read from the buffer register at the end of capturing the next data, the serial clock is stopped and the wait operation is performed until the data has been read.

In the operation based on the external clock, the shift operation is performed in synchronization with the externally-supplied clock, so that the data must be read from the buffer register before the next receive data is transferred to it. The maximum transfer rate in the external-clock-based operation is determined by the maximum delay time between the generation of interrupt request and the reading of received data.

In the receive mode, the shift operation may be performed at either the leading edge or the trailing edge. In the leading edge shift operation, data is captured at the leading edge of the serial clock, so that the first shift data must be put in the SI pin before the first serial clock is applied at the start of transfer.

Example: To instruct the receive start operation with the internal clock and leading edge shift (with the interrupt enable register already set).

```
LD      A,#0110B    ; OP1F←0110B (Sets the receive mode)
OUT     A,%OP1F
EI                      ; EIF←1 (Enables interrupt)
LD      A,#1110B    ; ESIO←1 (Instructs receive start)
OUT     A,%OP1F
:
```

To end the receive operation, ESIO should be cleared to "0". When ESIO is cleared, the completion of the transfer of the current 4-bit data to the buffer register terminates the receive operation. To confirm the end of the receive operation by program, SIOF should be sensed. SIOF goes "0" at the end of receive operation.

Note: If the receive and transmit modes are switched, the contents of the buffer register are lost. Therefore, the modes should not be switched until the last receive data is read even after the end of reception is instructed (by clearing ESIO to "0").

The receive operation can be terminated in one of the following approaches determined by the transfer rate:

- a. When the transfer rate is sufficiently low (the external-clock-based operation):
If ESIO can be cleared to "0" before the next serial clock is applied upon occurrence of buffer full interrupt in the external-clock-based operation, ESIO is cleared to "0" by the interrupt service program, then the last receive data is read.

Example: To instruct the receive end with sufficient low transfer rate (the reading edge shift).

```
LD      A,#0111B    ; ESIO←0 (Instructs receive end)
OUT     A,%OP1F
IN      %IP0F,A      ; Acc←IP0F (Reads received data)
```

- b. When the transfer rate is sufficiently high (the internal/external clock-based operation):
 If the transfer rate is high and, therefore, it is possible that the capture of the next data starts before ESIO is cleared to "0" upon acceptance of an interrupt, ESIO must be cleared to "0" by confirming that SEF (bit 2 of the status register) is set at reading the data proceeding the last data. Then, the data is read.
 In the interrupt servicing following the reception of the last data, no operation is needed for termination; only the reading of the received data is performed. This method is generally employed for the internal-clock-based operations. For an external-clock-based operation, ESIO must be cleared and the receive data must be read before the last data is transferred to the buffer register.

Example: To instruct receive end when the transfer rate is high (the internal clock, reading edge shift).

```

SSEF0:  TEST    %IP0E, 2      ; Waits until SEF = "1"
        B       SSEF0
        LD      A, #0110B     ; ESIO←0 (Instructs receive end)
        OUT     A, %OP1F
        IN      %IP0F, A      ; Acc←IP0F (Reads received data)
  
```

c. One-word reception

When receiving only one word, ESIO is set to "1" then it is returned to "0" after confirming that SEF (bit 2 of the status register) has gone "1". In this case, buffer full interrupt is caused only once, so that the received data is read by the interrupt service program.

Example: To instruction the start/end of one-word reception (the internal clock, the leading edge shift).

```

        LD      A, #0110B     ; OP1F←0110B (Sets in the receive mode)
        OUT     A, %OP1F
        EI      ; EIF←1 (Enables interrupt)
        LD      A, #1110B     ; ESIO←1 (Instructs receive start)
        OUT     A, %OP1F
SSEF0:  TEST    %IP0E, 2      ; Confirms that SEF = "1"
        B       SSEF0
        LD      A, #0110B     ; ESIO←0 (Instructs receive end)
        OUT     A, %OP1F
  
```




Figure 3-20. Receive Mode

INPUT/OUTPUT CIRCUITRY

(1) Control pins
The input/output circuitries of the 47C200B/400B control pins are shown below.

CONTROL PIN	I/O	CIRCUITRY	REMARKS
XIN XOUT	Input Output		Resonator connecting pins R = 1k Ω (typ.) R _f = 1.5M Ω (typ.) R _O = 2k Ω (typ.)
$\overline{\text{RESET}}$	Input		Hysteresis input Pull-up resistor R _{IN} = 220k Ω (typ.) R = 1k Ω (typ.)
$\overline{\text{HOLD}}$ ($\overline{\text{KE0}}$)	Input (Input)		Hysteresis input (Sense input) R = 1k Ω (typ.)
TEST	Input		Pull-down resistor R _{IN} = 70k Ω (typ.) R = 1k Ω (typ.)

(2) I/O ports

The input/output circuitries of the 47C200B/400B I/O ports are shown below, any one of the circuitries can be chosen by a code (FA-FF) as a mask option.

PORT	I/O	INPUT / OUTPUT CIRCUITRY and CODE			REMARKS
		FA, FD	FB, FE	FC, FF	
K0	Input				Pull-up / Pull-down resistor $R_{IN} = 70k\Omega$ (typ.) $R = 1k\Omega$ (typ.)
P1 P2	Output				Sink open drain output Initial "Hi-Z" High current $I_{OL} = 30mA$ (typ.)
R4 R5 R6	I/O	FA, FB, FC Initial "Hi-Z" 		FD, FE, FF Initial "High" 	Sink open drain or push-pull output $R = 1k\Omega$ (typ.)
R7	I/O				Sink open drain output Initial "Hi-Z" $R = 1k\Omega$ (typ.)
R8 R9	I/O				Sink open drain output Initial "Hi-Z" Hysteresis input $R = 1k\Omega$ (typ.)

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

(V_{SS} = 0V)

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	V _{DD}		– 0.3 to 7	V
Input Voltage	V _{IN}		– 0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT1}	Except sink open drain pin	– 0.3 to V _{DD} + 0.3	V
	V _{OUT2}	Sink open drain pin	– 0.3 to 10	
Output Current (Per 1 pin)	I _{OUT1}	Ports P1 and P2	30	mA
	I _{OUT2}	Ports R4 through R9	3.2	
Output Current (Total)	ΣI _{OUT1}	Ports P1 and P2	120	mA
Power Dissipation [T _{opr} = 70°C]	PD		600	mW
Soldering Temperature (time)	T _{slid}		260 (10 s)	°C
Storage Temperature	T _{stg}		– 55 to 125	°C
Operating Temperature	T _{opr}		– 30 to 70	°C

RECOMMENDED OPERATING CONDITIONS

(V_{SS} = 0V, T_{opr} = – 30 to 70°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
Supply Voltage	V _{DD}		in the Normal operating mode	2.7	6.0	V
			in the HOLD operating mode	2.0		
Input High Voltage	V _{IH1}	Except Hysteresis Input	V _{DD} ≥ 4.5V	V _{DD} × 0.7	V _{DD}	V
	V _{IH2}	Hysteresis Input		V _{DD} × 0.75		
	V _{IH3}		V _{DD} < 4.5V	V _{DD} × 0.9		
Input Low Voltage	V _{IL1}	Except Hysteresis Input	V _{DD} ≥ 4.5V	0	V _{DD} × 0.3	V
	V _{IL2}	Hysteresis Input			V _{DD} × 0.25	
	V _{IL3}		V _{DD} < 4.5V		V _{DD} × 0.1	
Clock Frequency	fc	XIN, XOUT	V _{DD} = 2.7 to 6.0V	0.4	4.2	MHz

Note. Input Voltage V_{IH3}, V_{IL3} : in the HOLD operating mode.

D.C. CHARACTERISTICS

(V_{SS} = 0V, T_{opr} = -30 to 70°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Hysteresis Voltage	V _{HS}	Hysteresis Input		-	0.7	-	V
Input Current	I _{IN1}	Port K0, TEST, RESET, HOLD	V _{DD} = 5.5V, V _{IN} = 5.5V / 0V	-	-	± 2	μA
	I _{IN2}	Open drain output ports					
Input Low Current	I _{IL}	Push-pull output ports	V _{DD} = 5.5V, V _{IN} = 0.4V	-	-	- 2	mA
Input Resistance	R _{IN1}	Port K0 with pull-up/pull-down		30	70	150	kΩ
	R _{IN2}	RESET		100	220	450	
Output Leakage Current	I _{LO}	Open drain output ports	V _{DD} = 5.5V, V _{OUT} = 5.5V	-	-	2	μA
Output High Voltage	V _{OH}	Push-pull output ports	V _{DD} = 4.5V, I _{OH} = -200μA	2.4	-	-	V
Output Low Voltage	V _{OL2}	Except XOUT and ports P1 and P2	V _{DD} = 4.5V, I _{OL} = 1.6mA	-	-	0.4	V
Output Low Current	I _{OL1}	Ports P1 and P2	V _{DD} = 4.5V, V _{OL} = 1.0V	-	30	-	mA
Supply Current (in the Normal operating mode)	I _{DD}		V _{DD} = 5.5V, f _c = 4MHz	-	2	4	mA
			V _{DD} = 3.0V, f _c = 4MHz	-	1	2	
Supply Current (in the HOLD operating mode)	I _{DDH}		V _{DD} = 5.5V	-	0.5	10	μA

Note 1. Typ. values show those at T_{opr} = 25°C, V_{DD} = 5V.

Note 2. Input Current I_{IN1}: The current through resistor is not included, when the pull-up/pull-down resistor is contained.

Note 3. Supply Current: V_{IN} = 5.3V / 0.2V

The port K0 with the pull-up/pull-down resistor is open. The voltage applied to the port R4-R9 is within the range V_{IL} or V_{IH}.



A.C. CHARACTERISTICS

(V_{SS} = 0V, V_{DD} = 2.7 to 6.0V, T_{opr} = -30 to 70°C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t _{cy}		1.9	-	20	μs
High level Clock pulse Width	t _{WCH}	For external clock operation	80	-	-	ns
Low level Clock pulse Width	t _{WCL}					
Shift data Hold Time	t _{SDH}		0.5t _{cy} - 300	-	-	ns

Note. Shift data Hold Time:External circuit for pins \overline{SCK} and SO

Serial port (completed of transmission)



RECOMMENDED OSCILLATING CONDITIONS


(V_{SS} = 0V, V_{DD} = 2.7 to 6.0V, T_{opr} = -30 to 70°C)

(1) 4MHz

Ceramic Resonator


CSA4.00MG (MURATA) C_{XIN} = C_{XOUT} = 30pFKBR-4.00MS (KYOCERA) C_{XIN} = C_{XOUT} = 30pF

Crystal Oscillator

204B-6F 4.0000 (TOYOCOM) C_{XIN} = C_{XOUT} = 20pF

(2) 400kHz

Ceramic Resonator




CSB400B (MURATA) C_{XIN} = C_{XOUT} = 220pF, R_{XOUT} = 6.8kΩKBR-400B (KYOCERA) C_{XIN} = C_{XOUT} = 100pF, R_{XOUT} = 10kΩ

※ Difference compared with the 47C200A/400A

The 47C200B/400B is different from the 47C200A/400A with respect to the following spec points.







PARAMETER	SYMBOL	CONDITION	TMP47C200A/400A			TMP47C200B/400B			UNIT
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Supply Voltage	V_{DD}	In the Normal operating mode	4.5	–	6.0	2.7	–	6.0	V
		In the HOLD operating mode	2.0	–	–	2.0	–	–	
Supply Current (in the Normal operating mode)	I_{DD}	$V_{DD} = 5.5\text{V}$, $f_c = 4\text{MHz}$	–	3	6	–	2	4	mA
		$V_{DD} = 3.0\text{V}$, $f_c = 4\text{MHz}$	–	–	–	–	1	2	
Clock Frequency	f_c	$V_{DD} = 2.7$ to 6.0V	–	–	–	0.4	–	4.2	MHz
		$V_{DD} = 4.5$ to 6.0V	0.4	–	4.2	–	–	–	
Output Low Current	I_{OL1}	$V_{DD} = 4.5\text{V}$ $V_{OL} = 1.0\text{V}$	–	20	–	–	30	–	mA

TYPICAL CHARACTERISTICS



Note 1 Solid line : TMP47C200B/400B
Rough dotted line : TMP47C200A/400A

TYPICAL CHARACTERISTICS



CMOS 4-BIT MICROCONTROLLER


TMP47C990E
TMP47C990G

The 47C990, which is equipped with an EPROM as program memory, is a piggyback type evaluator chip used for development and operational confirmation of the 47C200B/400B and the 47C101/201 application systems (programs).

The 47C990 is pin compatible with the 47C200B/400B which are mask-programed ROM devices and can be made pin compatible with the mask ROM 47C101/201 by using the 42-to-16 pin conversion adapter (8M1160).

The 47C990 which is equipped with an EPROM written the program operates like the 47C200B/400B or the 47C101/201.

PIN ASSIGNMENT (TOP VIEW)



NOTES FOR USE

(1) Program memory

The program area is shown in Figure 1.

When this chip is used as evaluator of the 47C200B, data conversion table for [OUTB @HL] instruction must be allocated at two areas and they must be the same contents as shown in Figure 1 (a).

When a 32K EPROM is used, The pins of 1, 2, 27, and 28 on the package are not used.




Figure 1 Program area

(2) Data memory

The 47C990 contains 256×4 -bit (equivalent to 47C440B) data memory. When the 47C990 is used as the 47C200B evaluator or the 47C101/201 evaluator, programming should be performed assuming that the RAM is assigned to addresses 00_H to $0F_H$ and 90_H to FF_H for 47C200B, 00_H to $0F_H$ and $D0_H$ to FF_H for 47C101, and 00_H to $0F_H$ and 90_H to FF_H for 47C201 as shown in Figure 2.

At the Real time emulator (BM4721A), RAM is assigned to addresses 00_H to FF_H . However, programming should be performed assuming that the RAM is assigned as shown in Figure 2.

Further, zero-page (addresses 00_H to $0F_H$) and special function shared area (Stack location 0-3) are overlapped on the 47C101.




Figure 2 Data memory address assignment

INPUT / OUTPUT CIRCUITRY

(1) Control pins

Input/Output circuitries of control pins in the 47C990 are similar to the 47C200B/400B.

(2) I/O ports

Input/Output circuitries of I/O ports in the 47C990 are similar to the code FB of the 47C200B/400B or the code FA, FD of the 47C101/201.

When this chip is used as evaluator with other I/O code, it is necessary to provide the external registers.

In the 47C990, RC oscillation is impossible. Connecting the resonator is required when using as evaluator of I/O code FD or FE of the 47C101/201.




Figure 3 I/O code and external circuitry