

DUAL DECADE COUNTER; DUAL 4-STAGE BINARY COUNTER

The SN54/74LS390 and SN54/74LS393 each contain a pair of high-speed 4-stage ripple counters. Each half of the LS390 is partitioned into a divide-by-two section and a divide-by five section, with a separate clock input for each section. The two sections can be connected to count in the 8.4.2.1 BCD code or they can count in a biguinary sequence to provide a square wave (50% duty cycle) at the final output.

Each half of the LS393 operates as a Modulo-16 binary divider, with the last three stages triggered in a ripple fashion. In both the LS390 and the LS393, the flip-flops are triggered by a HIGH-to-LOW transition of their CP inputs. Each half of each circuit type has a Master Reset input which responds to a HIGH signal by forcing all four outputs to the LOW state.

CONNECTION DIAGRAM DIP (TOP VIEW)

- Dual Versions of LS290 and LS293
- LS390 has Separate Clocks Allowing ÷2, ÷2.5, ÷5
- Individual Asynchronous Clear for Each Counter
- Typical Max Count Frequency of 50 MHz
- Input Clamp Diodes Minimize High Speed Termination Effects



SN54/74LS390 SN54/74LS393

DUAL DECADE COUNTER; **DUAL 4-STAGE BINARY COUNTER**

LOW POWER SCHOTTKY



PIN NAME	ES	LOADIN	LOADING (Note a)			
		HIGH	LOW			
CP	Clock (Active LOW going edge) Input to +16 (LS393)	0.5 U.L.	1.0 U.L.			
CP ₀	Clock (Active LOW going edge) Input to ÷2 (LS390)	0.5 U.L.	1.0 U.L.			
CP ₁	Clock (Active LOW going edge) Input to ÷5 (LS390)	0.5 U.L.	1.5 U.L.			
MR	Master Reset (Active HIGH) Input	0.5 U.L.	0.25 U.L.			
$Q_0 - Q_3$	Flip-Flop outputs (Note b)	10 U.L.	5 (2.5) U.L.			
NOTES:						

a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

FUNCTIONAL DESCRIPTION

Each half of the SN54/74LS393 operates in the Modulo 16 binary sequence, as indicated in the ÷ 16 Truth Table. The first flip-flop is triggered by HIGH-to-LOW transitions of the CP input signal. Each of the other flip-flops is triggered by a HIGH-to-LOW transition of the Q output of the preceding flip-flop. Thus state changes of the Q outputs do not occur simultaneously. This means that logic signals derived from combinations of these outputs will be subject to decoding spikes and, therefore, should not be used as clocks for other counters, registers or flip-flops. A HIGH signal on MR forces all outputs to the LOW state and prevents counting.

Each half of the LS390 contains a \div 5 section that is independent except for the common MR function. The \div 5

section operates in 4.2.1 binary sequence, as shown in the $\div 5$ Truth Table, with the third stage output exhibiting a 20% duty cycle when the input frequency is constant. To obtain a $\div 10$ function <u>having</u> a 50% duty cycle output, con<u>nect</u> the input signal to CP₁ and connect the Q₃ output to the CP₀ input; the Q₀ output provides the desired 50% duty cycle output. If the input frequency is connected to CP₀ and the Q₀ output is connected to CP₁, a decade divider operating in the 8.4.2.1 BCD code is obtained, as shown in the BCD Truth Table. Since the flip-flops change state asynchronously, logic signals derived from combinations of LS390 outputs are also subject to decoding spikes. A HIGH signal on MR forces all outputs LOW and prevents counting.



FAST AND LS TTL DATA

SN54/74LS390 BCD TRUT<u>H</u> TABLE (Input on CP₀; Q₀ CP₁)

COUNT										
COUNT	Q_3	Q ₂	Q ₁	Q ₀						
0	L	L	L	L	-					
1	L	L	L	Н						
2	L	L	н	L						
3	L	L	н	Н						
4	L	Н	L	L						
5	L	н	L	Н						
6	L	Н	н	L						
7	L	н	н	Н						
8	Н	L	L	L						
9	Н	L	L	Н						

SN54/74LS390 ÷5 TRUTH T<u>ABL</u>E (Input on CP₁)

COUNT	οι	JTPU	TS	
COUNT	Q3	Q_2	Q ₁	
0	L	L	L	-
1	L	L	н	
2	L	Н	L	
3	L	Н	н	
4	Н	L	L	

 $\begin{array}{c} \text{SN54/74LS390} \div 10 \text{ (50\% @ } \text{Q}_{0}\text{)} \\ \text{TRUTH TABLE} \\ \text{(Input on CP}_{1}, \text{Q}_{3} \text{ to CP}_{0}\text{)} \end{array}$

· ·			•,		
COUNT					
COUNT	Q_3	Q ₂	Q ₁	Q ₀	
0	L	L	L	L	-
1	L	L	Н	L	
2	L	н	L	L	
3	L	Н	н	L	
4 5	Н	L	L	L	
5	L	L	L	н	
6	L	L	Н	Н	
7	L	н	L	н	
8	L	н	н	н	
9	Н	L	L	н	

SN54/74LS393 TRUTH TABLE

COUNT					
COUNT	Q3	Q2	Q ₁	Q ₀	
0	L	L	L	L	-
1	L	L	L	н	
1 2 3			н	L	
3	L	L	н	н	
4	L	Н	L	L	
5		Н	L	н	
6	L	Н	н	L	
7	L	Н	н	н	
8	Н	L	L	L	
9	н	L L L	L	н	
10	н	L	н	L	
11	Н	L	Н	Н	
12	Н	Н	L	L	
13	н	Н	L	н	
14	н	Н	н	L H	
15	Н	Н	н	Н	

H = HIGH Voltage Level L = LOW Voltage Level

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
Т _А	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

				Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Tes	st Conditions	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
Ma		54			0.7	v	Guaranteed Inpu	t LOW Voltage for	
VIL	Input LOW Voltage	74			0.8		All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} =	= – 18 mA	
M		54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH}		
VOH	Output HIGH Voltage	74	2.7	3.5		V	or VIL per Truth 1	Fable	
Max		54, 74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH}	
VOL	Output LOW Voltage	74		0.35	0.5	V	IOL = 8.0 mA	per Truth Table	
1		•			20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V	
ΙΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V	
		MR			-0.4	mA			
۱ _{IL}	Input LOW Current	CP, CP ₀			-1.6	mA	V _{CC} = MAX, V _{IN}	= 0.4 V	
		CP ₁			-2.4	mA			
IOS	Short Circuit Current (N	ote 1)	-20		-100	mA	V _{CC} = MAX		
ICC	Power Supply Current				26	mA	V _{CC} = MAX		

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C, V_{CC} = 5.0 V)

			Limits				
Symbol	Paramete	er	Min	Тур	Max	Unit	Test Conditions
fMAX	M <u>axim</u> um Clock Freq CP ₀ to Q ₀	uency	25	35		MHz	
fMAX	M <u>axim</u> um Clock Freq CP ₁ to Q ₁	uency	20			MHz	
^t PLH ^t PHL	Pr <u>op</u> agation Delay, CP to Q ₀	LS393		12 13	20 20	ns	
^t PLH ^t PHL	\overline{CP}_0 to Q ₀	LS390		12 13	20 20	ns	
^t PLH ^t PHL	CP to Q ₃	LS393		40 40	60 60	ns	С _L = 15 рF
^t PLH ^t PHL	\overline{CP}_0 to Q_2	LS390		37 39	60 60	ns	
^t PLH ^t PHL	CP ₁ to Q ₁	LS390		13 14	21 21	ns	
^t PLH ^t PHL	\overline{CP}_1 to Q ₂	LS390		24 26	39 39	ns	
^t PLH ^t PHL	\overline{CP}_1 to Q ₃	LS390		13 14	21 21	ns	
^t PHL	MR to Any Output	LS390/393		24	39	ns	

AC SETUP REQUIREMENTS (T_A = 25° C, V_{CC} = 5.0 V)

			Limits				
Symbol	Parameter		Min	Тур	Мах	Unit	Test Conditions
tW	Clock Pulse Width	LS393	20			ns	
tW	CP0 Pulse Width	LS390	20			ns	
tW	CP1 Pulse Width	LS390	40			ns	V _{CC} = 5.0 V
tW	MR Pulse Width	LS390/393	20			ns	
t _{rec}	Recovery Time	LS390/393	25			ns	

AC WAVEFORMS





*The number of Clock Pulses required between tPHL and tPLH measurements can be determined from the appropriate Truth Table.