

Power Products Division

HIGH AND LOW SIDE DRIVER

The MPIC2112 is a high voltage, high speed, power MOSFET and IGBT driver with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. Logic inputs are compatible with standard CMOS or LSTTL outputs. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates from 10 to 600 volts.


- Floating Channel Designed for Bootstrap Operation
- Fully Operational to +600 V
- Tolerant to Negative Transient Voltage
- dV/dt Immune
- Gate Drive Supply Range from 10 to 20 V
- Undervoltage Lockout for Both Channels
- Separate Logic Supply
- Operating Supply Range from 5 to 20 V
- Logic and Power Ground Operating Offset Range from -5 to +5 V
- CMOS Schmitt-triggered Inputs with Pull-down
- Cycle by Cycle Edge-triggered Shutdown Logic
- Matched Propagation Delay for Both Channels
- Outputs in Phase with Inputs

PRODUCT SUMMARY


| | |
|-------------------------------|---------------|
| V_{OFFSET} | 600 V MAX |
| $I_{\text{O+/-}}$ | 200 mA/400 mA |
| V_{OUT} | 10 - 20 V |
| $t_{\text{on/off}}$ (typical) | 125 & 105 ns |
| Delay Matching | 30 ns |

MPIC2112

HIGH AND LOW SIDE DRIVER



1
P SUFFIX
PLASTIC PACKAGE
CASE 646-06




16
DW SUFFIX
PLASTIC PACKAGE
CASE 751G-02
SOIC - WIDE

ORDERING INFORMATION


| Device | Package |
|------------|-----------|
| MPIC2112DW | SOIC WIDE |
| MPIC2112P | PDIP |

PIN CONNECTIONS

(TOP VIEW)




14 LEADS PDIP MPIC2112P



16 LEADS SOIC (WIDE BODY)
MPIC2112DW

SIMPLIFIED BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

| Rating | Symbol | Min | Max | Unit |
|---|-----------------|--------------|--------------|--------------|
| High Side Floating Absolute Voltage | V_B | -0.3 | 625 | V_{DC} |
| High Side Floating Supply Offset Voltage | V_S | V_B-25 | $V_B+0.3$ | |
| High Side Floating Output Voltage | V_{HO} | $V_S-0.3$ | $V_B+0.3$ | |
| Low Side Fixed Supply Voltage | V_{CC} | -0.3 | 25 | |
| Low Side Output Voltage | V_{LO} | -0.3 | $V_{CC}+0.3$ | |
| Logic Supply Voltage | V_{DD} | -0.3 | $V_{SS}+25$ | |
| Logic Supply Offset Voltage | V_{SS} | $V_{CC}-25$ | $V_{CC}+0.3$ | |
| Logic Input Voltage (HIN, LIN & SD) | V_{IN} | $V_{SS}-0.3$ | $V_{DD}+0.3$ | |
| Allowable Offset Supply Voltage Transient | dV_S/dt | - | 50 | V/ns |
| *Package Power Dissipation @ $T_A \leq +25^\circ C$ | P_D | - | 1.6 | Watt |
| | | | 1.25 | |
| Thermal Resistance, Junction to Ambient | $R_{\theta JA}$ | - | 75 | $^\circ C/W$ |
| | | | 100 | |
| Operating and Storage Temperature | T_j, T_{stg} | -55 | 150 | $^\circ C$ |
| Lead Temperature for Soldering Purposes, 10 seconds | T_L | - | 260 | $^\circ C$ |

RECOMMENDED OPERATING CONDITIONS

The Input/Output logic timing Diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_S and V_{SS} offset ratings are tested with all supplies biased at 15 V differential.

| | | | | |
|--|----------|------------|-------------|------------|
| High Side Floating Supply Absolute Voltage | V_B | V_S+10 | V_S+20 | V |
| High Side Floating Supply Offset Voltage | V_S | Note 1 | 600 | |
| High Side Floating Output Voltage | V_{HO} | V_S | V_B | |
| Low Side Fixed Supply Voltage | V_{CC} | 10 | 20 | |
| Low Side Output Voltage | V_{LO} | 0 | V_{CC} | |
| Logic Supply Voltage | V_{DD} | $V_{SS}+5$ | $V_{SS}+20$ | |
| Logic Supply Offset Voltage | V_{SS} | -5 | 5 | |
| Logic Input Voltage (HIN, LIN & SD) | V_{IN} | V_{SS} | V_{DD} | |
| Ambient Temperature | T_A | -40 | 125 | $^\circ C$ |

Note 1: Logic operational for V_S of -5 to +600 V. Logic state held for V_S of -5 V to $-V_{BS}$.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise specified)


| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|-------------|-----|-----|-----|---------------|
| STATIC ELECTRICAL CHARACTERISTICS – SUPPLY CHARACTERISTICS | | | | | |
| V_{BIAS} (V_{CC} , V_{BS} , V_{DD}) = 15 V and $V_{SS} = \text{COM}$ unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to V_{SS} and are applicable to all three logic input leads: HIN, LIN and SD. The V_O and I_O parameters are referenced to COM or V_{SS} and are applicable to the respective output leads: HO or LO. | | | | | |
| Logic "1" Input Voltage | V_{IH} | 9.5 | – | – | V |
| Logic "0" Input Voltage | V_{IL} | – | – | 6.0 | V |
| High Level Output Voltage, $V_{BIAS}-V_O$ @ $V_{IN} = V_{IH}$, $I_O = 0$ A | V_{OH} | – | – | 100 | mV |
| Low Level Output Voltage, V_O @ $V_{IN} = V_{IL}$, $I_O = 0$ A | V_{OL} | – | – | 100 | mV |
| Offset Supply Leakage Current @ $V_B = V_S = 600$ V | I_{LK} | – | – | 50 | μA |
| Quiescent V_{BS} Supply Current @ $V_{IN} = 0$ V or V_{DD} | I_{QBS} | – | 25 | 60 | μA |
| Quiescent V_{CC} Supply Current @ $V_{IN} = 0$ V or V_{DD} | I_{QCC} | – | 80 | 180 | μA |
| Quiescent V_{DD} Supply Current @ $V_{IN} = 0$ V or V_{DD} | I_{QDD} | – | 2.0 | 5.0 | μA |
| Logic "1" Input Bias Current @ $V_{IN} = 15$ V | I_{IN+} | – | 20 | 40 | μA |
| Logic "0" Input Bias Current @ $V_{IN} = 0$ V | I_{IN-} | – | – | 1.0 | μA |
| V_{BS} Supply Undervoltage Positive Going Threshold | V_{BSUV+} | 7.4 | – | 9.6 | V |
| V_{BS} Supply Undervoltage Negative Going Threshold | V_{BSUV-} | 7.0 | – | 9.2 | V |
| V_{CC} Supply Undervoltage Positive Going Threshold | V_{CCUV+} | 7.6 | – | 9.6 | V |
| V_{CC} Supply Undervoltage Negative Going Threshold | V_{CCUV-} | 7.2 | – | 9.2 | V |
| Output High Short Circuit Pulsed Current @ $V_{OUT} = 0$ V, $V_{IN} = 15$ V, $PW \leq 10$ μs | I_{O+} | 200 | 250 | – | mA |
| Output Low Short Circuit Pulsed Current @ $V_{OUT} = 15$ V, $V_{IN} = 0$ V, $PW \leq 10$ μs | I_{O-} | 420 | 500 | – | mA |

DYNAMIC ELECTRICAL CHARACTERISTICS

V_{BIAS} (V_{CC} , V_{BS} , V_{DD}) = 15 V and $V_{SS} = \text{COM}$ unless otherwise specified. $T_A = 25^\circ\text{C}$.

| | | | | | |
|--|-----------|---|-----|-----|----|
| Turn-On Propagation Delay @ $V_S = 0$ V | t_{on} | – | 125 | 180 | ns |
| Turn-Off Propagation Delay @ $V_S = 600$ V | t_{off} | – | 105 | 160 | |
| Shutdown Propagation Delay @ $V_S = 600$ V | t_{sd} | – | 105 | 160 | |
| Turn-On Rise Time @ $C_L = 1000$ pF | t_r | – | 80 | 130 | |
| Turn-Off Fall Time @ $C_L = 1000$ pF | t_f | – | 40 | 65 | |
| Delay Matching, HS & LS Turn-On/Off | MT | – | – | 30 | |

TYPICAL CONNECTION



MPIC2112

LEAD DEFINITIONS

| Symbol | Lead Description |
|-----------------|---|
| V _{DD} | Logic Supply |
| HIN | Logic Input for High Side Gate Driver Output (HO), In Phase |
| SD | Logic Input for Shutdown |
| LIN | Logic Input for Low Side Gate Driver Output (LO), In Phase |
| V _{SS} | Logic Ground |
| V _B | High Side Floating Supply |
| HO | High Side Gate Drive Output |
| V _S | High Side Floating Supply Return |
| V _{CC} | Low Side Supply |
| LO | Low Side Gate Drive Output |
| COM | Low Side Return |




Figure 1. Input / Output Timing Diagram




Figure 2. Switching Time Waveform Definitions




Figure 3. Deadtime Waveform Definitions






Figure 4. Delay Matching Waveform Definitions

PACKAGE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602-244-6609
INTERNET: <http://Design-NET.com>

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,
3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIAPACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

