# Product Preview **TMOS V**<sup>™</sup> **SO-8 for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

## New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E–FET Predecessors

## Features Common to TMOS V and TMOS E–FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET
- Miniature SO-8 Surface Mount Package Saves Board Space
- Mounting Information for SO-8 Package Provided

# **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Rating		Value	Unit
Drain-to-Source Voltage	VDSS	60	Vdc
Drain–to–Gate Voltage, ( $R_{GS}$ = 1 M $\Omega$ )	VDGR	60	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 15	Vdc
Drain Current — Continuous @ $T_A = 25^{\circ}C$ — Continuous @ $T_A = 100^{\circ}C$ — Single Pulse ( $t_p \le 10 \ \mu$ s)	ID ID IDM	2.5 0.5 7.5	Adc Apk
Total Power Dissipation @ $T_A = 25^{\circ}C(1)$	PD	2.0	W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T <sub>J</sub> = $25^{\circ}$ C (V <sub>DD</sub> = 25 Vdc, V <sub>GS</sub> = 5.0 Vdc, Peak I <sub>L</sub> = 3.3 Apk, L = 10 mH, R <sub>G</sub> = $25 \Omega$ )	EAS	54	mJ
Thermal Resistance, Junction to Ambient <sup>(1)</sup>	R <sub>θJA</sub>	62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 0.0625" from case for 10 seconds	ΤI	260	°C

2N6VL

(1) Mounted on G10/FR4 glass epoxy board using minimum recommended footprint.

#### **ORDERING INFORMATION**

Device	Device Reel Size Tape Width		Quantity		
MMDF2N06VLR1	7″	12mm embossed tape	500		
MMDF2N06VLR2	13″	12mm embossed tape	2500		

This document contains information on a new product. Specifications and information herein are subject to change without notice.

E-FET and TMOS V are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.





TMOSV

G



SO-8



# MMDF2N06VL

**ELECTRICAL CHARACTERISTICS** ( $T_{\Delta} = 25^{\circ}C$  unless otherwise noted)

Characteristic		Symbol	Min	Тур	Мах	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V(BR)DSS	60 —			Vdc mV/°C	
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> =	IGSS	—	-	100	nAdc	
ON CHARACTERISTICS <sup>(1)</sup>			•		1	•
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$ Threshold Temperature Coefficient (Negative)		VGS(th)	1.0	1.5 3.0	2.0 —	Vdc mV/°C
Static Drain–to–Source On–Resistand (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 2.5 Adc)	R <sub>DS(on)</sub>	_	0.12	0.13	Ohm	
Drain-to-Source On-Voltage ( $V_{GS} = 5.0 \text{ Vdc}, I_D = 2.5 \text{ Adc}$ ) ( $V_{GS} = 5.0 \text{ Vdc}, I_D = 1.25 \text{ Adc}, T_J = 150^{\circ}\text{C}$ )		VDS(on)			0.4 0.3	Vdc
Forward Transconductance ( $V_{DS}$ = 15 Vdc, $I_D$ = 1.25 Adc)		9FS	1.0	3.0	—	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	—	340	480	pF
Output Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>OSS</sub>	—	110	150	
Transfer Capacitance	, , , , , , , , , , , , , , , , , , ,	C <sub>rss</sub>	—	27	50	
SWITCHING CHARACTERISTICS <sup>(2)</sup>						
Turn–On Delay Time		<sup>t</sup> d(on)	—	10	20	ns
Rise Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 2.5 Adc, V <sub>GS</sub> = 5.0 Vdc,	tr	—	30	60	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	<sup>t</sup> d(off)	—	32	60	
Fall Time		t <sub>f</sub>	—	28	60	
Gate Charge	$(V_{DS} = 48 \text{ Vdc}, I_{D} = 2.5 \text{ Adc}, V_{GS} = 5.0 \text{ Vdc})$	QT	—	11	20	nC
		Q <sub>1</sub>	—	1.5	—	
		Q2	—	3.8	—	
		Q <sub>3</sub>	—	3.5	—	
SOURCE-DRAIN DIODE CHARACTE	RISTICS	•				
Forward On–Voltage(1)	$(I_{S} = 2.5 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 2.5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$	V <sub>SD</sub>	_	0.84 0.67	1.2 —	Vdc
Reverse Recovery Time		t <sub>rr</sub>	—	49	—	ns
	(I <sub>S</sub> = 2.5 Adc, V <sub>GS</sub> = 0 Vdc,	ta	_	32	_	]
	$dI_{S}/dt = 100 \text{ A/}\mu\text{s}$ )	tb	—	17	—	1
Reverse Recovery Storage Charge	1	Q <sub>RR</sub>		0.08	_	μC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

# MMDF2N06VL

# PACKAGE DIMENSIONS



MMDF2N06VL

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights or others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **Ma** are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

 $\Diamond$ 

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



