MCM8A10

PIN ASSIGNMENT

Advance Information 1M x 8 Bit Fast Static RAM Module

The MCM8A10 is an 8M bit static random access memory module organized as 1,048,576 words of 8 bits. The module is offered in a 72–lead single in–line memory module (SIMM). Eight MCM6227B fast static RAMs, packaged in 28–lead SOJ packages are mounted on a printed circuit board along with eight decoupling capacitors.

The MCM6227B is organized as 1,048,576 words of 1 bit. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater <u>reliability</u>.

The MCM8A10 is equipped with a chip enable (E) and eight separate write enable (W0 – W7) inputs, allowing for greater system flexibility.

- Single 5 V \pm 5% Power Supply
- Fast Access Times: 15 ns
- Three-State Outputs
- Fully TTL Compatible
- High Board Density SIMM Package
- Bit Operation: Eight Separate Write Enables, One for Each Bit
- High Quality Six–Layer FR4 PWB with Separate Internal Power and Ground Planes

PIN NAMES
<u>A0</u> – <u>A19</u>
<u>W</u> 0 – W7 Write Enables
E Chip Enable
D0 – D7 Data Inputs
Q0 – Q7
PD0 – PD2 Package Density
DAISY Pins Single Net
V _{CC} · · · · · · · · · · · · · · · · · ·
V _{SS} Ground

For proper operation of the device, V_{SS} must be connected to ground.

		1
SIMM -		E TBD
2	1	A0
4	3	A2
6	5	Vcc
8	7	A4
10	9	A6
12	11	V _{SS}
14	13	A8
16	15	Q0
18	17	W0
20	19	VCC
22		D1
24	23	A10
26	25	VSS
28		DAISY
30		Q2
32		W2
34		VCC
36	35	D3
38	37	PD0
40	39	V _{SS}
42	41	PD2
44	43	
46	45	VSS
48	47	W5
50	49	Q5
52	51	A20
54	53	VSS
56	55	A18
58	57	A16
60		A14
62		VCC
64	63	A12
66	65	D6
68	67	VSS
70	69	W7
72	71	Q7
	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70	2 1 4 3 6 5 8 7 10 9 12 11 14 13 16 15 18 17 20 19 22 21 24 23 26 25 28 27 30 29 32 31 34 33 36 35 38 37 40 39 42 41 44 43 46 45 48 47 50 49 52 51 54 53 56 55 58 57 60 59 62 61 64 63 66 65 68 67 70 69

This document contains information on a new product. Specifications and information herein are subject to change without notice.



10/30/96

FUNCTIONAL BLOCK DIAGRAM 1M x 8 MEMORY MODULE



PD0 — Open

PD1 — V_{SS} PD2 — Open

102 000

TRUTH TABLE

E	w	Mode	I/O Pin	Cycle	Current
Н	х	Not Selected	High–Z		ISB1, ISB2
L	Н	Read	D _{out}	Read	ICCA
L	L	Write	High–Z	Write	ICCA

NOTE: H = High, L = Low, X = Don't Care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to $V_{\ensuremath{SS}}$	VCC	– 0.5 to 7.0	V
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	– 0.5 to V _{CC} + 0.5	V
Output Current	l _{out}	± 20	mA
Power Dissipation	PD	8.8	W
Temperature Under Bias	T _{bias}	– 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	– 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 5%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	4.75	5.25	V
Input High Voltage	VIH	2.2	V _{CC} +0.3**	V
Input Low Voltage	VIL	- 0.5*	0.8	V

* VIL (min) = -0.5 V dc; VIL (min) = -2.0 V ac (pulse width ≤ 20 ns).

** VIH (max) = V_{CC} + 0.3 V dc; VIH (max) = V_{CC} + 2 V ac (pulse width \leq 20 ns).

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	I _{lkg} (I)	—	± 1	μA
Output Leakage Current (E = V_{IH} , V_{out} = 0 to V_{CC})	l _{lkg} (O)	—	± 1	μA
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = max)	ICCA	—	920	mA
AC Standby Current (V _{CC} = max, E = V _{IH} , f \leq f _{max})	I _{SB1}	—	320	mA
CMOS Standby Current (E \geq V _{CC} – 0.2 V, V _{in} \leq V _{SS} + 0.2 V or \geq V _{CC} – 0.2 V, V _{CC} = max, f = 0 MHz)	ISB2	_	40	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	—	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4	_	V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Character	istic	Symbol	Тур	Max	Unit
Input Capacitance	Address Input <u>s</u> <u>E</u> W	C _{in}	42 50 10	58 74 13	pF
Input and Output Capacitance	D, Q	C _{in} , C _{out}	10	13	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 5%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Pulse Levels	0 to 3.0 V
Input Rise/Fall Time	2 ns
Input Timing Measurement Reference Level	1.5 V

READ CYCLE TIMING (See Notes 1 and 2)

		MCM8A10-15			
Parameter	Symbol	Min	Мах	Unit	Notes
Read Cycle Time	t _{AVAV}	15	_	ns	2, 3
Address Access Time	^t AVQV		15	ns	
Enable Access Time	^t ELQV	_	15	ns	4
Output Hold from Address Change	^t AXQX	5	_	ns	
Enable Low to Output Active	^t ELQX	5	_	ns	5, 6, 7
Enable High to Output High–Z	^t EHQZ	0	6	ns	5, 6, 7

NOTES:

1. W is high for read cycle.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

3. All timings are referenced from the last valid address to the first transitioning address.

4. Addresses valid prior to or coincident with E going low.

5. At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} min, both for a given device and from device to device.

6. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1b.

7. This parameter is sampled and not 100% tested.

8. Device is continuously selected (E \leq V_{IL}).



Figure 1. AC Test Loads

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time. On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

READ CYCLE 1 (See Notes 1, 2, and 8)







WRITE CYCLE 1 (\overline{W} Controlled, See Notes 1 and 2)

		MCM8A10-15			
Parameter	Symbol	Min	Max	Unit	Notes
Write Cycle Time	t _{AVAV}	15	—	ns	3
Address Setup Time	^t AVWL	0	_	ns	
Address Valid to End of Write	^t AVWH	12	—	ns	
Write Pulse Width	^t WLWH, ^t WLEH	12	—	ns	
Data Valid to End of Write	^t DVWH	7	—	ns	
Data Hold Time	^t WHDX	0	—	ns	
Write Low to Data High–Z	tWLQZ	0	6	ns	4, 5, 6
Write High to Output Active	^t WHQX	5	—	ns	4, 5, 6
Write Recovery Time	^t WHAX	0	_	ns	

NOTES:

1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

3. All timings are referenced from the last valid address to the first transitioning address.

4. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1b.

5. This parameter is sampled and not 100% tested.

6. At any given voltage and temperature, t_{WLQZ} max is less than t_{WHQX} min both for a given device and from device to device.



WRITE CYCLE 1 (W Controlled See Notes 1 and 2)

WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

		MCM8A10-15			
Parameter	Symbol	Min	Max	Unit	Notes
Write Cycle Time	t _{AVAV}	15	—	ns	3
Address Setup Time	^t AVEL	0	—	ns	
Address Valid to End of Write	^t AVEH	12	—	ns	
Enable to End of Write	^t ELEH, ^t ELWH	10	—	ns	4, 5
Write Pulse Width	tWLEH	12	—	ns	
Data Valid to End of Write	^t DVEH	7	—	ns	
Data Hold Time	^t EHDX	0	—	ns	
Write Recovery Time	^t EHAX	0	—	ns	

NOTES:

1. A write occurs during the overlap of E low and W low.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

3. All_timings are referenced from the last valid address to the first transitioning address.

4. If <u>E</u> goes low coincident with or after W goes low, the output will remain in a high-impedance state.

5. If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.



Full Part Number — MCM8A10SG15

Part Number -

Package (SG = Gold Pad SIMM)

PACKAGE DIMENSIONS

72-LEAD SIMM CASE TBD

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights or others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **()** are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405; Denver, Colorado 80217. 1–800–441–2447

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design–NET.com

 \Diamond

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 81–3–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



