

# 512KB and 1MB Synchronous Fast Static RAM Module


The MCM72F6A (512KB) is configured as 64K x 72 bits and the MCM72F7A (1MB) is configured as 128K x 72 bits. Both are packaged in a 168-pin dual-in-line memory module DIMM. Each module uses Motorola's 3.3 V 64K x 18 bit flow-through BurstRAMs.

Address (A), data inputs (DQ, DP), and all control signals except output enable (G) are clock (K) controlled through positive-edge-triggered noninverting registers.


Write cycles are internally self-timed and initiated by the rising edge of the clock (K) input. This feature provides increased timing flexibility for incoming signals. Synchronous byte write (W) allows writes to either individual bytes or to both bytes.

- Single 3.3 V + 10%, - 5% Power Supply
- Plug and Pin Compatibility with 2MB and 4MB
- Multiple Clock Pins for Reduced Loading
- All Inputs and Outputs are LVTTL Compatible
- Byte Write Capability
- Fast SRAM Access Times: 9/10/12 ns
- Decoupling Capacitors for Each Fast Static RAM
- High Quality Multi-Layer FR4 PWB With Separate Power and Ground Planes
- Amp Connector, Part Number: 390064-4
- 5 V Tolerant on All Pins (Inputs and I/Os)
- 168-Pin DIMM Module


**MCM72F6A**  
**MCM72F7A**



### MCM72F6A BLOCK DIAGRAM



### MCM72F7A BLOCK DIAGRAM



**PIN ASSIGNMENT**

**168-LEAD DIMM**

**TOP VIEW**

V <sub>SS</sub>	1	85	V <sub>SS</sub>	DQ19	41	125	DQ18
DQ63	2	86	DP7		42	126	V <sub>SS</sub>
DQ62	3	87	DQ61		43	127	DQ16
V <sub>DD</sub>	4	88	V <sub>SS</sub>		44	128	DQ15
DQ60	5	89	DQ59		45	129	V <sub>SS</sub>
DQ58	6	90	DQ57		46	130	DQ13
V <sub>SS</sub>	7	91	V <sub>SS</sub>		47	131	DQ11
DQ56	8	92	DP6		48	132	V <sub>SS</sub>
DQ55	9	93	DQ54		49	133	DQ9
V <sub>SS</sub>	10	94	V <sub>DD</sub>		50	134	DP0
					51	135	V <sub>DD</sub>
DQ53	11	95	DQ52		52	136	DQ6
DQ51	12	96	DQ50		53	137	DQ4
V <sub>SS</sub>	13	97	V <sub>SS</sub>		54	138	V <sub>SS</sub>
DQ49	14	98	DQ48		55	139	DQ2
DP5	15	99	DQ47		56	140	DQ0
V <sub>DD</sub>	16	100	V <sub>SS</sub>		57	141	V <sub>SS</sub>
DQ46	17	101	DQ45		NC	58	NC
DQ44	18	102	DQ43		NC	59	NC
V <sub>SS</sub>	19	103	V <sub>SS</sub>		60	144	V <sub>SS</sub>
DQ42	20	104	DQ41		NC	61	A15
DQ40	21	105	DP4		A14	62	A13
V <sub>SS</sub>	22	106	V <sub>DD</sub>		V <sub>SS</sub>	63	146
DQ39	23	107	DQ38		A12	64	V <sub>DD</sub>
DQ37	24	108	DQ36		A10	65	A11
V <sub>SS</sub>	25	109	V <sub>SS</sub>		V <sub>SS</sub>	66	A9
DQ35	26	110	DQ34		A8	67	150
DQ33	27	111	DQ32		A6	68	V <sub>SS</sub>
V <sub>SS</sub>	28	112	V <sub>SS</sub>		V <sub>DD</sub>	69	A7
K3	29	113	K2		A4	70	151
V <sub>SS</sub>	30	114	V <sub>SS</sub>		A2	71	A5
DP3	31	115	DQ31		A0	72	152
DQ30	32	116	DQ29		V <sub>SS</sub>	73	153
V <sub>DD</sub>	33	117	V <sub>SS</sub>		K1	74	V <sub>SS</sub>
DQ28	34	118	DQ27		V <sub>SS</sub>	75	K0
DQ26	35	119	DQ25		W7	76	159
V <sub>SS</sub>	36	120	V <sub>SS</sub>		W5	77	V <sub>SS</sub>
DQ24	37	121	DP2		V <sub>SS</sub>	78	160
DQ23	38	122	DQ22		W3	79	W6
V <sub>SS</sub>	39	123	V <sub>DD</sub>		W1	80	161
DQ21	40	124	DQ20		V <sub>SS</sub>	81	W4
					V <sub>SS</sub>	82	162
					W3	83	V <sub>SS</sub>
					W1	84	163
					V <sub>SS</sub>	85	W2
					V <sub>SS</sub>	86	W0
					G1	87	V <sub>DD</sub>
					E1	88	G0
					V <sub>SS</sub>	89	E0
					V <sub>SS</sub>	90	V <sub>SS</sub>

## PIN DESCRIPTIONS

Pin Locations	Symbol	Type	Description
72, 155, 71, 154, 70, 152, 68, 151, 67, 149, 65, 148, 64, 146, 62, 145	A0 – A15	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
156	ADSP	Input	Synchronous Address Status Controller: Initiates read, write, or chip deselect cycle.
134, 44, 121, 31, 105, 15, 92, 86	DP0 – DP7		Synchronous Parity Data Inputs/Outputs.
140, 56, 139, 55, 137, 53, 136, 52, 50, 133, 49, 131, 47, 130, 46, 128, 127, 43, 125, 41, 124, 40, 122, 38, 37, 119, 35, 118, 34, 116, 32, 115, 111, 27, 110, 26, 108, 24, 107, 23, 21, 104, 20, 102, 18, 101, 17, 99, 98, 14, 96, 12, 95, 11, 93, 9, 8, 90, 6, 89, 5, 87, 3, 2	DQ0 – DQ63	I/O	Synchronous Data Inputs/Outputs.
167, 83	E0, E1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high — deselects chip when ADSP is asserted. E1 is only used on 1MB module.
166, 82	G0, G1	Input	Asynchronous Output Enable Input: Low — enables output buffer. High — DQx pins are high impedance. G1 is only used on 1MB module.
158, 74, 113, 29	K0 – K3	Input	Clock: This signal registers the address, data in, and all control signals except G0 and G1.
164, 80, 163, 79, 161, 77, 160, 76	W0 – W7	Input	Synchronous Byte Write Inputs.
4, 16, 33, 45, 57, 69, 94, 106, 123, 135, 147, 165	V <sub>DD</sub>	Supply	Power Supply: 3.3 V + 10%, – 5%. Must be connected on all modules.
1, 7, 10, 13, 19, 22, 25, 28, 30, 36, 39, 42, 48, 51, 54, 60, 63, 66, 73, 75, 78, 81, 84, 85, 88, 91, 97, 100, 103, 109, 112, 114, 117, 120, 126, 129, 132, 138, 141, 144, 150, 153, 157, 159, 162, 168	V <sub>SS</sub>	Supply	Ground.
58, 59, 61, 142, 143	NC		No Connection: There is no connection to the chip.

DATA RAM MCM69F618A SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, 3, and 4)

Next Cycle	Address Used	Ex	ADSP	Gx	DQx	WRITE
Deselect	None	1	0	X	High-Z	X
Begin Read	External Address	0	0	0	DQ	Read
Read	Current	X	1	1	High-Z	Read
Read	Current	X	1	0	DQ	Read
Begin Write	External	0	0	X	High-Z	Write
Write	Current	X	1	X	High-Z	Write

### NOTES:

1. X = don't care, 1 = logic high, 0 = logic low.
2. Write is defined as any W<sub>x</sub> low.
3. G is an asynchronous signal and is not sampled by the clock K. G drives the bus immediately ( $t_{GLQX}$ ) following  $\bar{G}$  going low.
4. On write cycles that follow read cycles, G must be negated prior to the start of the write cycle to ensure proper write data setup times. G must also remain negated at the completion of the write cycle to ensure proper write data hold times.

## ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub> = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>DD</sub>	– 0.5 to + 4.6	V
Voltage Relative to V <sub>SS</sub>	V <sub>in</sub> , V <sub>out</sub>	– 0.5 to + 6.0	V
Output Current (per I/O)	I <sub>out</sub>	± 20	mA
Power Dissipation MCM72F6A MCM72F7A	P <sub>D</sub>	4.6 9.2	W
Temperature Under Bias	T <sub>bias</sub>	– 10 to + 85	°C
Storage Temperature	T <sub>stg</sub>	– 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High-Z at power up.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>DD</sub> = 3.3 V + 10%, – 5%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

### RECOMMENDED OPERATING CONDITIONS (Voltages Referenced to V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	V <sub>DD</sub>	3.135	3.6	V
Input High Voltage	V <sub>IH</sub>	2.0	5.5**	V
Input Low Voltage	V <sub>IL</sub>	– 0.5*	0.8	V

\* V<sub>IL</sub> ≥ – 2.0 V for t ≤ t<sub>KHHK</sub>/2.

\*\* V<sub>IH</sub> ≤ 6 V for t<sub>KHHK</sub>/2.

### DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (0 V ≤ V <sub>in</sub> ≤ V <sub>DD</sub> )	I <sub>lk</sub> (I)	—	± 1.0	μA
Output Leakage Current (0 V ≤ V <sub>in</sub> ≤ V <sub>DD</sub> )	I <sub>lk</sub> (O)	—	± 1.0	μA
Output Low Voltage (I <sub>OL</sub> = + 8.0 mA)	V <sub>OL</sub>	—	0.4	V
Output High Voltage (I <sub>OH</sub> = – 4.0 mA)	V <sub>OH</sub>	2.4	—	V

### POWER SUPPLY CURRENTS

Parameter	Symbol	Min	Max	Unit
AC Supply Current (Device Selected, All Outputs Open, Cycle Time ≥ t <sub>KHHK</sub> min)	I <sub>DDA</sub>	—	900 860 840 1800 1720 1680	mA
CMOS Standby Supply Current (Deselected, Clock (K) Cycle Time ≥ t <sub>KHHK</sub> , All Inputs Toggling at CMOS Levels V <sub>in</sub> ≤ V <sub>SS</sub> + 0.2 V or ≥ V <sub>DD</sub> – 0.2 V)	I <sub>SB1</sub>	—	440 400 380 880 800 760	mA
Clock Running Supply Current (Deselected, Clock (K) Cycle Time ≥ t <sub>KHHK</sub> , All Other Inputs Held to Static CMOS Levels V <sub>in</sub> ≤ V <sub>SS</sub> + 0.2 V or ≥ V <sub>DD</sub> – 0.2 V)	I <sub>SB2</sub>	—	160 140 320 280	mA

### MCM72F6A CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T<sub>A</sub> = 0 to 70°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance W, K Other Inputs	C <sub>in</sub>	— —	16 36	pF
I/O Capacitance	C <sub>I/O</sub>	—	19	pF

**MCM72F7A CAPACITANCE** ( $f = 1.0$  MHz,  $dV = 3.0$  V,  $T_A = 0$  to  $70$  °C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance W, K E, G Other Inputs	$C_{in}$	—	22	pF
		—	36	
		—	60	
I/O Capacitance	$C_{I/O}$	—	28	pF

**MASS** (Periodically Sampled Rather Than 100% Tested)

Parameter	Max	Unit
MCM72F6A	16	g
MCM72F7A	20	g

**AC OPERATING CONDITIONS AND CHARACTERISTICS**

( $V_{DD} = 3.3$  V + 10%, - 5%,  $T_A = 0$  to  $70$  °C, Unless Otherwise Noted)

Input Timing Measurement Reference Level .....	1.5 V	Output Timing Reference Level .....	1.5 V
Input Pulse Levels .....	0 to 3.0 V	Output Load .....	See Figure 1 Unless Otherwise Noted
Input Rise/Fall Time .....	1 V/ns (20 to 80%)		

**DATA RAMs READ/WRITE CYCLE TIMING** (See Notes 1, 2, 3, and 4)


Parameter	Symbol	MCM72F6A-9 MCM72F7A-9		MCM72F6A-10 MCM72F7A-10		MCM72F6A-12 MCM72F7A-12		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Cycle Time	$t_{KHKH}$	12	—	15	—	16.6	—	ns	
Clock High Pulse Width	$t_{KHKL}$	4	—	5	—	6	—	ns	
Clock Low Pulse Width	$t_{KLKH}$	4	—	5	—	6	—	ns	
Clock Access Time	$t_{KHQV}$	—	9	—	10	—	12	ns	
Output Enable to Output Valid	$t_{GLQV}$	—	5	—	5	—	6	ns	
Clock High to Output Active	$t_{KHQX1}$	0	—	0	—	0	—	ns	5
Clock High to Output Change	$t_{KHQX2}$	3	—	3	—	3	—	ns	5
Output Enable to Output Active	$t_{GLQX}$	0	—	0	—	0	—	ns	5
Output Disable to Q-High-Z	$t_{GHQZ}$	—	5	—	5	—	6	ns	5, 6
Clock High to Q-High-Z	$t_{KHQZ}$	3	5	3	5	3	6	ns	5, 6
Setup Times	Address ADSP Data In Write Chip Enable	$t_{AVKH}$ $t_{ADKH}$ $t_{DVKH}$ $t_{WVKH}$ $t_{EVKH}$	2.5	—	2.5	—	2.5	—	ns
Hold Times:	Address ADSP, ADSC, ADV Data In Write Chip Enable	$t_{KHAX}$ $t_{KHADX}$ $t_{KHDX}$ $t_{KHWX}$ $t_{KHEX}$	0.5	—	0.5	—	0.5	—	ns

## NOTES:

1. In setup and hold times, write refers to any  $W_x$  low.
2. Chip Enable is defined as  $E_x$  low, whenever ADSP is asserted.
3. All read and write cycle timings are referenced from K or G.
4. G is a don't care after write cycle begins. To prevent bus contention, G should be negated prior to start of write cycle.
5. This parameter is sampled and not 100% tested.
6. Measured at  $\pm 200$  mV from steady state.


## TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.



**Figure 1. AC Test Load**

## READ/WRITE CYCLES






## ORDERING INFORMATION (Order by Full Part Number)





	<b>MCM</b>	<b>72F</b>	<b>X</b>	<b>A</b>	<b>XX</b>	<b>XX</b>	
Motorola Memory Prefix	_____						Speed (9 = 9 ns, 10 = 10 ns, 12 = 12 ns)
Part Number	_____						Package (DG = Gold Pad DIMM)
							Module Revision
							Memory Size (6A = 512KB, 7A = 1 MB)
Full Part Numbers —	MCM72F6ADG9		MCM72F6ADG10		MCM72F6ADG12		
	MCM72F7ADG9		MCM72F7ADG10		MCM72F7ADG12		

## PACKAGE DIMENSIONS

168-LEAD DIMM  
CASE 1115J-01



BACK VIEW



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: INCH.
  3. CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALLIZATION.
  4. DIMENSIONS E AND A1 DEFINE A DOUBLE-SIDED MODULE.
  5. DIMENSION E2 DEFINES OPTIONAL SINGLE-SIDED MODULE.
  6. STRAIGHTNESS CALLOUT APPLIES TO TAB AREA ONLY.
  7. D5 DIMENSION DEFINES SLOT END AND EDGE OF COMPONENT AREA.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.095	1.105	27.81	28.07
A1	0.390	—	9.90	—
A2	0.118 BSC	—	3.00 BSC	—
A3	0.700 BSC	—	17.78 BSC	—
A4	0.154	0.161	3.90	4.10
A5	0.118	0.128	3.00	3.25
b	0.037	0.041	0.95	1.05
D1	5.245	5.255	133.22	133.48
D2	5.014 BSC	—	127.35 BSC	—
D3	1.700 BSC	—	43.18 BSC	—
D4	0.250 BSC	—	6.35 BSC	—
D5	0.118	—	3.00	—
D6	0.125 BSC	—	3.175 BSC	—
e	0.050 BSC	—	1.27 BSC	—
E	—	0.200	—	4.00
E1	0.046	0.054	1.17	1.37
E2	—	0.148	—	2.70
K	0.075	0.083	1.90	2.10
L	0.100	—	2.54	—
L1	—	0.010	—	0.25
P	0.114	0.122	2.90	3.10

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

**How to reach us:**

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution;  
P.O. Box 5405, Denver, Colorado, 80217. 1-303-675-2140 or 1-800-441-2447

**Mfax™:** RMFAX0@email.sps.mot.com – TOUCHTONE 1-602-244-6609  
Motorola Fax Back System – US & Canada ONLY 1-800-774-1848  
– <http://sps.motorola.com/mfax/>

**HOME PAGE:** <http://motorola.com/sps/>

**JAPAN:** Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141,  
4-32-1 Nishi-Gotanda, Shagawa-ku, Tokyo, Japan. 03-5487-8488

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

**CUSTOMER FOCUS CENTER:** 1-800-521-6274