256K Pipelined BurstRAM™ Secondary Cache Module for Pentium™

The MCM64PE32T is designed to provide a burstable, high performance, L2 cache for the Pentium microprocessor in conjunction with Intel's Triton II chip set. The MCM64PE32T is configured as $32K \times 64$ bits. It is packaged in a 160 pin card edge memory module. The MCM64PE32T module uses Motorola's 3.3 V 32K x 32 BurstRAMs and one Motorola 5 V 32K x 8 FSRAM for the tag RAM.

Bursts can be <u>initiated</u> with either address status processor (ADSP) or cache address status (CADS). Subsequent burst a<u>ddress</u>es are generated internal to the BurstRAM by the cache burst advance (CADV) input pin.

Write cycles are internally self timed and are initiated by the rising edge of the clock (CLK0) input. Eight write enables are provided for byte write control.

PD0 – PD3 map into the Triton II chip set for auto-configuration of the cache control.

- · Pentium-Style Burst Counter on Chip
- · Pipelined Data Out
- 160 Pin Card Edge Module
- Address Pipeline Supported by ADSP Disabled with Ex
- All Cache Data and Tag I/Os are TTL Compatible
- Three State Outputs
- Byte Write Capability
- Fast Module Clock Rate: 66 MHz
- Fast SRAM Access Times: 15 ns for Tag RAM


8 ns for Data RAMs

- 1.5 Cycle Deselect Data RAMs
- Decoupling Capacitors for Each Fast Static RAM
- High Quality Multi-Layer FR4 PWB with Separate Power and Ground Planes
- 8 Bits Tag RAM
- Dual Power Supplies: 3.3 V + 10%, 5%

5 V ± 10%

- Burndy Connector, Part Number: CELP2X80SC3Z48
- COAST 3.0 Option III Compliant
- Burst Order Select (BOSEL) Option

MCM64PE32T




BurstRAM is a trademark of Motorola. Pentium is a trademark of Intel Corp.

REV 1 6/3/97



MCM64PE32T BLOCK DIAGRAM



MCM64PE32T MOTOROLA FAST SRAM

PIN ASSIGNMENT 160-LEAD CARD EDGE MODULE TOP VIEW

PRESENCE DETECT TABLE

Cache Size and Functionality	PD0	PD1	PD2	PD3
256K Pipe Burst	NC	NC	V _{SS}	NC

VSS TIO1 TIO7 TIO5 TIO3 NC VC5 CADV VSS CADV VSS CWE5 CWE1 VC25 CWE3 NC VSS RSVD A4 A6 A8 A10 VC17 VSS A9 A14 A15 RSVD PD2 BOSEL VSS CLSS DQ61 DQ59 DQ57	81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 111 112 113 114 115 116 117 118 119 120 121 122 122	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 31 33 34 34 35 36 36 37 37 37 37 37 37 37 37 37 37 37 37 37	VSS TIO0 TIO2 TIO6 NC VDD3 TWE CADS CWE-CWE-CWE-CWE-CWE-CWE-CWE-CWE-CWE-CWE-
VSS DQ55 DQ55 DQ55 DQ55 DQ56 DQ47 DQ45 DQ47 DQ45 DQ47 VSS DQ37 VSS DQ35 DQ37 VSS DQ27 DQ25 VSS DQ27 DQ25 VSS DQ27 DQ15 DQ17 VCC5 DQ3 DQ1 VSS DQ11 VSS DQ11 VSS	123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160	43 44 45 46 47 48 49 50 51 52 53 54 55 56 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 77 78 79 80	VSS DQ54 DQ52 DQ44 DQ44 DQ44 DQ43 DQ36 DQ36 DQ36 DQ36 DQ36 DQ36 DQ36 DQ3

PIN DESCRIPTIONS

160-Lead Card Edge Pin Locations	Symbol	Туре	Description
20, 21, 22, 23, 24, 28, 29, 101, 102, 103, 104, 106, 108, 109, 110	A3 – A17	Input	Address Inputs: These inputs are registered into data RAMs and must meet setup and hold times. The tag RAM addresses are not registered.
30	ADSP	Input	Address Status Processor: Initiates READ, WRITE, or chip deselect cycle (Exception — chip deselect does not occur when ADSP is asserted and CCS is high.
114	BOSEL	Input	Burst Order Select: NC for interleaved burst counter. Tie to ground for linear burst counter.
18	BWE	Input	Byte Write Enable: To be used in future modules.
9	CADS	Input	Cache Address Status: Initiates READ, WRITE, or chip deselect cycle.
89	CADV	Input	Cache Burst Advance: Increments address count in accordance with interleaved count style.
16	ccs	Input	Chip Select: Active low chip enable for data RAMs.
91	CG	Input	Cache Output Enable: Active low asynchronous input. Low — enables output buffers (DQ pins) High — DQx pins are high impedance.
116	CLK0	Input	Clock: <u>This</u> signal registers the address, data in, and all control signals except CG.
11, 12, 13, 14, 92, 93, 94, 96	CWE0 – CWE7	Input	Cache Data Byte Write Enable: Active low write signal for data RAMs.
38, 40, 41, 42, 44, 45, 46, 47, 49, 50, 51, 53, 54, 55, 57, 58, 59, 61, 62, 63, 65, 66, 67, 69, 70, 71, 73, 74, 75, 77, 78, 79, 118, 120, 121, 122, 124, 125, 126, 127, 129, 130, 131, 133, 134, 135, 137, 138, 139, 141, 142, 143, 145, 146, 147, 149, 150, 151, 153, 154, 155, 157, 158, 159	DQ0 – DQ63	I/O	Synchronous Data I/O: Drives data out of data RAMs during READ cycles. Stores data to data RAMs during WRITE cycles.
31, 32	ECS1, ECS2	Input	Expansion Chip Select.
17	GWE	Input	Global Write Enable: To be used in future modules.
33, 34, 112, 113	PD0 – PD3	_	Presence Detect: See Presence Detect Table.
100, 111	RSVD	_	No Connection: Reserved for future use.
2, 3, 4, 5, 82, 83, 84, 85	TIO0 – TIO7	I/O	Tag RAM I/O: Drives data out during tag compare cycles. Stores data to tag RAM during tag WRITE cycles.
8	TWE	Input	Tag Write Enable: Active low write signal for tag RAMs.
87, 95, 105, 119, 132, 140, 148, 156	V _{CC} 5	Supply	Power Supply: 5.0 V ± 5%.
7, 15, 25, 39, 52, 60, 68, 76	V _{DD} 3	Supply	Power Supply: 3.3 V + 10%, – 5%.
1, 10, 19, 27, 35, 37, 43, 48, 56, 64, 72, 80, 81, 90, 99, 107, 115, 117, 123, 128, 136, 144, 152, 160	VSS	Supply	Ground.
6, 26, 36, 86, 88, 97, 98	NC		No Connection: There is no connection to the module.

MCM64PE32T MOTOROLA FAST SRAM

SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, and 3)

ccs	ADSP	CADS	CADV	CWEx	CLK0	Address Used	Operation
Н	Х	L	Х	Х	L–H	N/A	Deselected
L	L	Х	Х	Х	L–H	External Address	Read Cycle, Begin Burst
L	Н	L	Х	L	L–H	External Address	Write Cycle, Begin Burst
L	Н	L	Х	Н	L–H	External Address	Read Cycle, Begin Burst
Х	Н	Н	L	L	L–H	Next Address	Write Cycle, Continue Burst
Х	Н	Н	L	Н	L–H	Next Address	Read Cycle, Continue Burst
Х	Н	Н	Н	L	L–H	Current Address	Write Cycle, Suspend Burst
Х	Н	Н	Н	Н	L–H	Current Address	Read Cycle, Suspend Burst
Н	Х	Н	L	L	L–H	Next Address	Write Cycle, Continue Burst
Н	Х	Н	L	Н	L–H	Next Address	Read Cycle, Continue Burst
Н	Х	Н	Н	L	L–H	Current Address	Write Cycle, Suspend Burst
Н	Х	Н	Н	Н	L–H	Current Address	Read Cycle, Suspend Burst

NOTES:

- 1. X means Don't Care.
- 2. All inputs except CG must meet setup and hold times for the low-to-high transition of clock (CLK0/1).
- 3. Wait states are inserted by suspending burst.

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

Operation	CG	I/O Status
Read	L	Data Out
Read	Н	High–Z
Write	Х	High–Z — Data In
Deselected	Х	High–Z

NOTES:

- 1. X means Don't Care.
- 2. For a write operation following a read operation, \overline{G} must be high before the input data required setup time and held high through the input data hold time.

DC ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to V_{SS} = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{DD} 3 V _{CC} 5	- 0.5 to + 4.6 - 0.5 V to 7.0	V
Voltage Relative to VSS	V _{in} , V _{out}	V _{SS} – 0.5 to V _{DD} + 0.5	V
Output Current (per I/O)	l _{out}	± 20	mA
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Ambient Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High–Z at power up.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} + 10\%, -5\%, T_{A} = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	V _{DD} 3 V _{CC} 5	3.135 4.5	3.6 5.5	V	1
Input High Voltage	VIH	2.0	V _{DD} + 0.3	V	2
Input Low Voltage	VIL	- 0.5	0.8	V	3

NOTES:

- 1. JEDEC specification 8–1A specifies \pm 0.3 V tolerance for V_{DD}. 2. V_{IH} (max) = V_{DD} + 0.3 V dc; V_{IH} (max) = V_{DD} + 1.4 V ac (pulse width \leq 20 ns) for I \leq 20.0 mA. 3. V_{IL} (min) = 0.5 V dc; V_{IL} (min) = 2.0 V ac (pulse width \leq 20 ns) for I \leq 20.0 mA.

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit	Notes
Input Leakage Current (All Inputs, V _{in} = 0 to V _{DD} 3)	l _{lkg(l)}	_	± 1.0	μΑ	
Output Leakage Current (CG = V _{IH})	l _{lkg(O)}	_	± 1.0	μΑ	
TTL Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_	0.4	V	1
TTL Output High Voltage (IOH = - 4.0 mA)	Voн	2.4	_	V	1

NOTES:

POWER SUPPLY CURRENTS

Parameter		Symbol	Max	Unit
AC Supply Current ($\overline{CG} = V_{IH}$, $\overline{CCS} = V_{IL}$, $I_{Out} = 0$ mA, All Inputs = V_{IL} or V_{IH} , $V_{IL} = 0.0$ V and $V_{IH} \ge 3.0$ V, Cycle Time $\ge t_{KHKH}$ min)	MCM64PE32T	I _{DDA}	545	mA
AC Standby Current (CG = V _{IH} , CCS = V _{IL} , I _{out} = 0 mA, All Inputs = V _{IL} or V _{IH} , V _{IL} = 0.0 V and V _{IH} \geq 3.0 V, Cycle Time \geq t _{KHKH} min)	MCM64PE32T	I _{SB1}	245	mA

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, dV = 3.0 V, T}_{A} = 0 \text{ to } 70^{\circ}\text{C}, \text{ Periodically Sampled Rather Than 100\% Tested)}$


Parameter	Symbol	Max	Unit
Input Capacitance	C _{in}	23	pF
Input/Output Capacitance (DQ0 – DQ63)	C _{I/O}	13	pF

^{1.} Champing diodes exist to V_{SS} and V_{DD} .


DATA RAMS AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} + 10\%, -5\% \text{ T}_{A} = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 3 Unless Otherwise Noted
Input Rise/Fall Time	



UNLOADED RISE AND FALL TIME MEASUREMENT



NOTES:

- 1. Input waveform has a slew rate of 1 V/ns.
- 2. Rise time is measured from 0.4 V to 2.4 V unloaded.
- 3. Fall time is measured from 2.4 V to 0.4 V unloaded.

Figure 1. Unloaded Rise and Fall Time Characterization

DATA RAMs READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)


		MCM64	PE32T-66		
Parameter	Symbol	Min	Max	Unit	Notes
Cycle Time	^t KHKH	15	_	ns	
Clock Access Time	tKHQV	_	8	ns	5
Output Enable to Output Valid	t _{GLQV}	_	6	ns	5
Clock High to Output Active	tKHQX1	0	_	ns	5, 7
Clock High to Output Change	tKHQX2	2	_	ns	5, 7
Output Enable to Output Active	^t GLQX	0	_	ns	5, 7
Output Disable to Q High-Z	^t GHQZ	_	8	ns	6, 7
Clock High to Q High-Z	^t KHQZ	2	8	ns	6, 7
Clock High Pulse Width	^t KHKL	5	_	ns	
Clock Low Pulse Width	^t KLKH	5	_	ns	
Address A	Address tAVKH s Status tADSVKH Data In tDVKH Write tWVKH Advance tADVVKH D Enable tEVKH		_	ns	4
Address A	Address tKHAX s Status tKHADS; Data In tKHDX Write tKHWX Advance tKHADV; D Enable tKHEX	x	_	ns	4

NOTES:

- 1. Write applies to all SBx, SW, and SGW signals when the chip is selected and ADSP high.
- 2. Chip Enable applies to all SE1, SE2 and SE3 signals whenever ADSP or ADSC is asserted.
- 3. All read and write cycle timings are referenced from K or G.
- 4. G is a don't care after write cycle begins. To prevent bus contention, G should be negated prior to start of write cycle.
- 5. Tested per AC Test Load (See Figure 3).
- 6. Measured at $\pm\,200$ mV from steady state. Tested per High–Z Test Load.
- 7. This parameter is sampled and is not 100% tested.

MCM64PE32T MOTOROLA FAST SRAM

PULL-UP				
VOLTAGE (V)	I (mA) MIN	I (mA) MAX		
- 0.5	- 40	- 120		
0	- 40	- 120		
1.4	- 40	- 120		
1.65	- 37	- 104		
2	-28	- 81		
3.135	0	- 20		
3.6	0	0		




NOTES:

- 1. Driver impedance @ 1.65 V = 15.9 to 44.6 Ω .
- 2. Meets the temperature and voltage range specified in DC Characteristics tables.
- 3. This drawing is not to scale. Comparisons should be made to the table in Figure 2a.

a. Pull-Up

PULL-DOWN				
VOLTAGE (V)	I (mA) MIN	I (mA) MAX		
- 0.5	- 34	- 126		
0	0	0		
0.5	17	47		
1	35	90		
1.65	45	114		
1.8	46	120		
3.6	46	120		
4	46	120		




NOTES:

- 1. Driver impedance @ 1.65 V = 15.9 to 44.6 Ω .
- 2. Meets the temperature and voltage range specified in DC Characteristics tables.
- 3. This drawing is not to scale. Comparisons should be made to the table in Figure 2b.

b. Pull-Down

Figure 2. Output Buffer Characteristics

DATA RAMS READ/WRITE CYCLES



NOTE: \overline{W} low = \overline{GWE} low and/or \overline{BWE} and \overline{CWEx} low.

TAG RAM AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 5 \text{ V} \pm 10\% \text{ V}, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load Figure 3 Unless Otherwise Noted
Input Rise/Fall Time	


TAG RAM READ CYCLE (See Notes 1 and 2)


		– 15			
Parameter	Symbol	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	15	_	ns	3
Address Access Time	^t AVQV	_	15	ns	
Output Hold from Address Change	^t AXQX	3		ns	4, 5

NOTES:

- 1. CWE is high for read cycle.
- 2. Device is continuously selected (CG = V_{IL}).
- 3. All timings are referenced from the last valid address to the first address transition.
- 4. Transition is measured ± 500 mV from steady–state voltage.
- 5. This parameter is sampled and not 100% tested.

TAG RAM READ CYCLE (See Note 5)





TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time. On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

Figure 3. Test Loads


TAG RAM WRITE CYCLE (See Notes 1 and 2)

		– 15			
Parameter	Symbol	Min	Max	Unit	Notes
Write Cycle Time	t _{AVAV}	15	_	ns	3
Address Setup Time	^t AVWL	0	_	ns	
Address Valid to End of Write	^t AVWH	12	_	ns	
Data Valid to End of Write	t _{DVWH}	7	_	ns	
Data Hold Time	tWHDX	0	_	ns	
Write Low to Output High-Z	tWLQZ	0	7	ns	5,6,7
Write High to Output Active	tWHQX	2	_	ns	5,6,7
Write Recovery Time	tWHAX	0	_	ns	

NOTES:

- 1. A write occurs when CWE is low.
- 2. If CG goes low coincident with or after CWE goes low, the output will remain in a high impedance state.
- 3. All timings are referenced from the last valid address to the first address transition.
- 4. If CG ≥ V_{IH}, the output will remain in a high impedance state.
 5. At any given voltage and temperature, t_{WLQZ} (max) is less than t_{WHQX} (min), both for a given device and from device to device.
- 6. Transition is measured \pm 500 mV from steady–state voltage.
- 7. This parameter is sampled and not 100% tested.

TAG RAM WRITE CYCLE (See Notes 1 and 2)




ORDERING INFORMATION (Order by Full Part Number)





Full Part Number — MCM64PE32TDG66

PACKAGE DIMENSIONS

160-LEAD **CARD EDGE MODULE CASE TBD**








VIEW AA

NOTE: Case Outline number to be determined.



SIDE VIEW

NOTES

- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALLIZATION.
- DIMENSIONS C AND V DEFINE A DOUBLE-SIDED MODULE.
- DIMENSION AB DEFINES OPTIONAL SINGLE-SIDED MODULE
- STRAIGHTNESS CALLOUT APPLIES TO TAB AREA ONLY

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	4.330	4.350	109.98	110.49
В	1.120	1.140	28.45	28.96
С		0.454		11.53
D	0.033	0.037	0.84	0.94
Е	2.265	2.275	57.53	57.79
F	0.075 BSC		1.91 BSC	
G	0.050 BSC		1.27 BSC	
Н		0.030		0.51
J	0.055	0.069	1.40	1.75
K	0.210	_	5.33	
L	1.955	1.965	49.66	49.91
M	2.155	2.165	54.74	54.99
N	0.110	REF	2.79	REF
Р	0.300	_	7.62	
R	0.492	0.512	7.24	7.75
٧	0.300	-	7.62	
W	0.040	0.060	1.02	1.52
AB		0.262		6.66
AC	0.072	0.076	1.83	1.93

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 - US & Canada ONLY 1-800-774-1848

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 4-32-1,

Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. 81-3-5487-8488

Mfax is a trademark of Motorola, Inc.

51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



INTERNET: http://motorola.com/sps

MCM64PE32T/D