# **MCM6206BB**

## Product Preview 32K x 8 Bit Fast Static RAM

The MCM6206BB is a 262,144 bit static random access memory organized as 32,768 words of 8 bits. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

This device meets JEDEC standards for functionality and pinout, and is available in plastic small–outline J–leaded packages.

- Single 5 V ± 10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 12/15/20/25 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 125 140 mA Maximum AC
- Fully TTL Compatible Three State Output





| PIN  | ASSIGN                                 | MENT  |
|--|--|---|
| PIN<br>A [<br>A [<br>A [<br>A [<br>A [<br>A [<br>A [<br>A [<br>A [ | 1 •<br>2<br>3<br>4<br>5<br>6<br>7<br>8 | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$        |
| A [<br>A [<br>DQ [<br>DQ [<br>DQ [<br>VSS [                        | 9<br>10<br>11<br>12<br>13<br>14        | 20 ] Ē<br>19 ] DQ<br>18 ] DQ<br>17 ] DQ<br>16 ] DQ<br>15 ] DQ |

| A Address Input<br>DQ Data Input/Data Output<br>W Write Enable<br>G Output Enable<br>E Chip Enable<br>V <sub>CC</sub> Power Supply (+ 5 V)<br>V <sub>SS</sub> Ground | PIN NAMES   |
|--|---|
|  | DQ         Data Input/Data Output           W         Write Enable           G         Output Enable           E         Chip Enable           V <sub>CC</sub> Power Supply (+ 5 V) |

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



#### 6/4/97

#### TRUTH TABLE (X = Don't Care)

| Е | G | w | Mode            | V <sub>CC</sub> Current             | Output | Cycle       |
|---|---|---|-----------------|-------------------------------------|--------|-------------|
| Н | Х | Х | Not Selected    | I <sub>SB1</sub> , I <sub>SB2</sub> | High–Z | -           |
| L | Н | н | Output Disabled | ICCA                                | High–Z | -           |
| L | L | н | Read            | ICCA                                | Dout   | Read Cycle  |
| L | х | L | Write           | ICCA                                | High–Z | Write Cycle |

#### ABSOLUTE MAXIMUM RATINGS

| Rating   | Symbol                             | Value                          | Unit |
|--|------------------------------------|--------------------------------|------|
| Power Supply Voltage   | VCC                                | – 0.5 to + 7.0                 | V    |
| Voltage Relative to V <sub>SS</sub> For Any Pin Except V <sub>CC</sub> | V <sub>in</sub> , V <sub>out</sub> | - 0.5 to V <sub>CC</sub> + 0.5 | V    |
| Output Current   | l <sub>out</sub>                   | ± 20                           | mA   |
| Power Dissipation  | PD                                 | 1.0                            | W    |
| Temperature Under Bias   | T <sub>bias</sub>                  | – 10 to + 85                   | °C   |
| Ambient Temperature  | TA                                 | 0 to + 70                      | °C   |
| Storage Temperature—Plastic  | T <sub>stg</sub>                   | – 55 to + 125                  | °C   |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$ 10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

#### **RECOMMENDED OPERATING CONDITIONS**

| Parameter                                | Symbol | Min    | Тур | Max                     | Unit |
|--|--------|--------|-----|-------------------------|------|
| Supply Voltage (Operating Voltage Range) | VCC    | 4.5    | 5.0 | 5.5                     | V    |
| Input High Voltage                       | VIH    | 2.2    | _   | V <sub>CC</sub> + 0.3** | V    |
| Input Low Voltage                        | VIL    | - 0.5* | _   | 0.8                     | V    |

\* V<sub>IL</sub> (min) = -0.5 V dc; V<sub>IL</sub> (min) = -2.0 V ac (pulse width  $\leq 20$  ns)

\*\* VIH (max) = V<sub>CC</sub> + 0.3 V dc; VIH (max) = V<sub>CC</sub> + 2.0 V ac (pulse width  $\leq$  20 ns)

#### DC CHARACTERISTICS

| Parameter  | Symbol              | Min | Max | Unit |
|--|---------------------|-----|-----|------|
| Input Leakage Current (All Inputs, V <sub>in</sub> = 0 to V <sub>CC</sub> )        | I <sub>lkg(I)</sub> | _   | ± 1 | μΑ   |
| Output Leakage Current (E = $V_{IH}$ or G = $V_{IH}$ , $V_{out}$ = 0 to $V_{CC}$ ) | I <sub>lkg(O)</sub> | -   | ± 1 | μΑ   |
| Output High Voltage (I <sub>OH</sub> = - 4.0 mA)                                   | Vон                 | 2.4 | —   | V    |
| Output Low Voltage (I <sub>OL</sub> = 8.0 mA)                                      | VOL                 | _   | 0.4 | V    |

#### **POWER SUPPLY CURRENTS**

| Parameter   | Symbol           | - 12 | - 15 | - 20 | - 25 | Unit |
|---|------------------|------|------|------|------|------|
| AC Active Supply Current (I <sub>out = 0 mA,</sub> V <sub>CC</sub> = Max, f = f <sub>max</sub> )  | ICCA             | 140  | 135  | 130  | 125  | mA   |
| AC Standby Current (E = V <sub>IH</sub> , V <sub>CC</sub> = Max, f = f <sub>max</sub> )   | I <sub>SB1</sub> | 40   | 35   | 35   | 30   | mA   |
| CMOS Standby Current (V <sub>CC</sub> = Max, f = 0 MHz, E $\geq$ V <sub>CC</sub> – 0.2 V V <sub>in</sub> $\leq$ V <sub>SS</sub> + 0.2 V, or $\geq$ V <sub>CC</sub> – 0.2 V) | I <sub>SB2</sub> | 10   | 10   | 10   | 10   | mA   |

#### CAPACITANCE (f = 1 MHz, dV = 3 V, T<sub>A</sub> = 25°C, Periodically sampled rather than 100% tested)

| Characteristic                          | Symbol           | Max | Unit |
|---|------------------|-----|------|
| Address Input Capacitance               | c <sub>in</sub>  | 6   | pF   |
| Control Pin Input Capacitance (E, G, W) | c <sub>in</sub>  | 8   | pF   |
| I/O Capacitance                         | C <sub>I/O</sub> | 8   | рF   |

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to + 70°C, Unless Otherwise Noted)

| Input Timing Measurement Reference Level | 1.5 V |
|--|-------|
| Input Pulse Levels 0 to 3                | 3.0 V |
| Input Rise/Fall Time                     | 5 ns  |

#### READ CYCLE (See Note 1)

|                                     |                     | -   | - 12 |     | 15  | - 3 | 20  | - 25 |     |      |       |
|-------------------------------------|---------------------|-----|------|-----|-----|-----|-----|------|-----|------|-------|
| Parameter                           | Symbol              | Min | Max  | Min | Max | Min | Max | Min  | Max | Unit | Notes |
| Read Cycle Time                     | tAVAV               | 12  | _    | 15  | —   | 20  | —   | 25   | —   | ns   | 2     |
| Address Access Time                 | <sup>t</sup> AVQV   | _   | 12   | —   | 15  | _   | 20  | —    | 25  | ns   |       |
| Enable Access Time                  | <sup>t</sup> ELQV   | _   | 12   | —   | 15  | _   | 20  | —    | 25  | ns   | 3     |
| Output Enable Access Time           | <sup>t</sup> GLQV   | _   | 6    | —   | 8   | _   | 10  | —    | 12  | ns   |       |
| Output Hold from Address Change     | <sup>t</sup> AXQX   | 3   | _    | 3   | —   | 3   | —   | 3    | —   | ns   | 4,5,6 |
| Enable Low to Output Active         | <sup>t</sup> ELQX   | 4   | _    | 4   | —   | 4   | —   | 4    | —   | ns   | 4,5,6 |
| Enable High to Output High-Z        | <sup>t</sup> EHQZ   | _   | 7    | —   | 8   | _   | 9   | —    | 10  | ns   | 4,5,6 |
| Output Enable Low to Output Active  | <sup>t</sup> GLQX   | 0   | -    | 0   | —   | 0   | _   | 0    | —   | ns   | 4,5,6 |
| Output Enable High to Output High–Z | <sup>t</sup> GHQZ   | -   | 6    | —   | 7   |     | 8   | —    | 10  | ns   | 4,5,6 |
| Power Up Time                       | <sup>t</sup> ELICCH | 0   | _    | 0   | —   | 0   | _   | 0    | —   | ns   |       |
| Power Down Time                     | <sup>t</sup> EHICCL | _   | 12   | —   | 15  | _   | 20  | —    | 25  | ns   |       |

NOTES:

1. W is high for read cycle.

2. All timings are referenced from the last valid address to the first transitioning address.

3. Addresses valid prior to or coincident with E going low.

At any given voltage and temperature, t<sub>EHQZ</sub> (max) is less than t<sub>ELQX</sub> (min), and t<sub>GHQZ</sub> (max) is less than t<sub>GLQX</sub> (min), both for a given device and from device to device.

5. Transition is measured  $\pm$ 500 mV from steady–state voltage.

6. This parameter is sampled and not 100% tested.

7. Device is continuously selected (E = V<sub>IL</sub>, G = V<sub>IL</sub>).



TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time. On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

Figure 1. AC Test Loads

#### READ CYCLE 1 (See Note 7)







#### WRITE CYCLE 1 ( $\overline{W}$ Controlled, See Notes 1 and 2)

|                                      |   | – 12 |     | -   | 15  | - : | 20  | - 25 |     |      |       |
|--------------------------------------|---|------|-----|-----|-----|-----|-----|------|-----|------|-------|
| Parameter                            | Symbol  | Min  | Max | Min | Max | Min | Max | Min  | Max | Unit | Notes |
| Write Cycle Time                     | tAVAV   | 12   |     | 15  | —   | 20  | —   | 25   | _   | ns   | 3     |
| Address Setup Time                   | tAVWL   | 0    | _   | 0   | —   | 0   | _   | 0    | —   | ns   |       |
| Address Valid to End of Write        | <sup>t</sup> AVWH                                   | 10   | _   | 12  | —   | 15  | _   | 20   | —   | ns   |       |
| Write Pulse Width                    | <sup>t</sup> WLWH <sup>,</sup><br><sup>t</sup> WLEH | 10   | —   | 12  | —   | 15  | —   | 20   | _   | ns   |       |
| <u>W</u> rite Pulse Width,<br>G High | <sup>t</sup> WLWH <sup>,</sup><br><sup>t</sup> WLEH | 10   | —   | 10  | -   | 12  | -   | 15   | -   | ns   | 4     |
| Data Valid to End of Write           | <sup>t</sup> DVWH                                   | 6    | -   | 7   | —   | 8   | —   | 10   | _   | ns   |       |
| Data Hold Time                       | tWHDX   | 0    | _   | 0   | —   | 0   | _   | 0    | —   | ns   |       |
| Write Low to Output High–Z           | tWLQZ   | _    | 6   | —   | 7   | —   | 8   | -    | 10  | ns   | 5,6,7 |
| Write High to Output Active          | <sup>t</sup> WHQX                                   | 2    |     | 2   |     | 2   |     | 2    | _   | ns   | 5,6,7 |
| Write Recovery Time                  | twhax   | 0    | _   | 0   | _   | 0   | _   | 0    | _   | ns   |       |

NOTES:

1. A write occurs during the overlap of E low and W low.

2. If G goes low coincident with or after W goes low, the output will remain in a high impedance state.

3. All timings are referenced from the last valid address to the first transitioning address.

4. If  $G \ge V_{IH}^{-}$ , the output will remain in a high impedance state.

At any given voltage and temperature, t<sub>WLQZ</sub> (max) is less than t<sub>WHQX</sub> (min), both for a given device and from device to device.
 Transition is measured ±500 mV from steady-state voltage.

7. This parameter is sampled and not 100% tested.



WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

### WRITE CYCLE 2 (E Controlled, See Note 1)

|                               |   | -   | - 12 |     | - 15 |     | - 20 |     | 25  |      |       |
|-------------------------------|---|-----|------|-----|------|-----|------|-----|-----|------|-------|
| Parameter                     | Symbol  | Min | Max  | Min | Max  | Min | Max  | Min | Max | Unit | Notes |
| Write Cycle Time              | <sup>t</sup> AVAV                                   | 12  | —    | 15  | -    | 20  | —    | 25  | _   | ns   |       |
| Address Setup Time            | <sup>t</sup> AVEL                                   | 0   | —    | 0   | -    | 0   | —    | 0   | _   | ns   |       |
| Address Valid to End of Write | <sup>t</sup> AVEH                                   | 10  | -    | 12  | —    | 15  | —    | 20  | _   | ns   |       |
| Enable to End of Write        | <sup>t</sup> ELEH <sup>,</sup><br><sup>t</sup> ELWH | 9   | _    | 10  | _    | 12  | —    | 15  | —   | ns   | 3,4   |
| Data Valid to End of Write    | <sup>t</sup> DVEH                                   | 6   | —    | 7   | -    | 8   | —    | 10  | _   | ns   |       |
| Data Hold Time                | <sup>t</sup> EHDX                                   | 0   | _    | 0   | _    | 0   | _    | 0   |     | ns   |       |
| Write Recovery Time           | <sup>t</sup> EHAX                                   | 0   | _    | 0   | _    | 0   | _    | 0   |     | ns   |       |

NOTES:

A write occurs during the overlap of E low and W low.
 All timings are referenced from the last valid address to the first transitioning address.
 If E goes low coincident with or after W goes low, the output will remain in a high impedance state.

4. If E goes high coincident with or before W goes high, the output will remain in a high impedance state.



WRITE CYCLE 2 (E Controlled, See Note 1)

### ORDERING INFORMATION

(Order by Full Part Number)

|  | <u>MÇM</u>                | <u>6206BB</u> | <u>EJ XX</u> | <u>×</u>    |   |
|--|---------------------------|---------------|--------------|-------------|---|
| Motorola Memory Prefix _                         |                           |               |              |             | Shipping Method (R = Tape and Reel, Blank = Rails)        |
| Part Number                                      |                           |               |              |             | Speed (12 = 12 ns, 15 = 15 ns, 20 = 20 ns,<br>25 = 25 ns) |
|  |                           |               |              |             | Package (J = 300 mil SOJ, E = Evolutionary Pinout)        |
| Full Part Numbers — MCM6206BBEJ12 MCM6206BBEJ12R |                           |               |              |             |   |
|  | MCM6206BBEJ15 MCM6206BBEJ |               |              |             | 115R  |
|  | MCM6206BBEJ20 MCM6206B    |               |              | MCM6206BBEJ | 20R   |
| MCM6206BBEJ2                                     |                           |               |              | MCM6206BBEJ | 25R   |

#### PACKAGE DIMENSIONS





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447 Mfax is a trademark of Motorola, Inc.

MILLIMETERS

MIN MAX 18 29 18.54

7.74

3.75

0.50

2.48

0.81

0.50

1.14

-10°

1.14

8.64

6.86

1.01

18.29

7.50

3.26

0.39

2.24

0.67

0.89

0

0.76

8.38 6.60

0.77

-10°

1.27 BSC

0.64 BS0

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. 81-3-5487-8488

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 – US & Canada ONLY 1–800–774–1848 INTERNET: http://motorola.com/sps

 $\Diamond$ 

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

