Octal D-Type Latch with 3-State Output


The MC74VHC573 is an advanced high speed CMOS octal latch with 3–state output fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

This 8-bit D-type latch is controlled by a latch enable input and an output enable input. When the output enable input is high, the eight outputs are in a high impedance state.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.

- High Speed: tpD = 4.5ns (Typ) at $V_{CC} = 5V$
- Low Power Dissipation: $I_{CC} = 4\mu A$ (Max) at $T_A = 25^{\circ}C$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2V to 5.5V Operating Range
- Low Noise: VOLP = 1.2V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300mA
- ESD Performance: HBM > 2000V: Machine Model > 200V
- Chip Complexity: 218 FETs or 54.5 Equivalent Gates

LOGIC DIAGRAM



FUNCTION TABLE

	INPUTS	OUTPUT	
ŌĒ	LE	D	Q
L L H	H H L X	H L X X	H L No Change Z




ON Semiconductor

http://onsemi.com






SOIC-20 WIDE DW SUFFIX CASE 751D





TSSOP-20 DT SUFFIX CASE 948E



o AWLYYWW

Ŭ



SOIC EIAJ M SUFFIX CASE 967

A = Assembly Location
WL = Wafer Lot
YY = Year

WW = Work Week

PIN ASSIGNMENT

OE [1●	20	v _{cc}
D0 [2	19	Q0
D1 [3	18	Q1
D2 [4	17	Q2
D3 [5	16	Q3
D4 [6	15	Q4
D5 [7	14	Q5
D6 [8	13	Q6
D7 [9	12	Q7
GND [10	11	LE

ORDERING INFORMATION

Device	Package	Shipping
MC74VHC573DW	SOIC-WIDE	38 / Rail
MC74VHC573DWR2	SOIC-WIDE	1000 / Reel
MC74VHC573DT	TSSOP-20	75 / Rail
MC74VHC573DTR2	TSSOP-20	2500 / Reel
MC74VHC573M	SOIC EIAJ	40 / Rail
MC74VHC573MEL	SOIC EIAJ	2000 / Reel

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage	- 0.5 to + 7.0	V
V _{in}	DC Input Voltage	- 0.5 to + 7.0	V
V _{out}	DC Output Voltage	- 0.5 to V _{CC} + 0.5	V
ΙΙΚ	Input Diode Current	- 20	mA
lok	Output Diode Current	± 20	mA
l _{out}	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, SOIC Packages† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
VCC	DC Supply Voltage	2.0	5.5	V
V _{in}	DC Input Voltage	0	5.5	V
V _{out}	DC Output Voltage	0	Vcc	V
TA	Operating Temperature	- 40	+ 85	°C
t _r , t _f	Input Rise and Fall Time $V_{CC} = 3.3 \text{V}_{CC} = 5.0 \text{V}_{CC}$	0	100 20	ns/V

DC ELECTRICAL CHARACTERISTICS

			V_{CC} $T_{A} = 25^{\circ}C$ $T_{A} = -40 \text{ to } 85$	0 to 85°C					
Symbol	Parameter	Test Conditions	v	Min	Тур	Max	Min	Max	Unit
VIH	Minimum High-Level Input Voltage		2.0 3.0 to 5.5	1.50 V _{CC} x 0.7			1.50 V _{CC} x 0.7		V
VIL	Maximum Low-Level Input Voltage		2.0 3.0 to 5.5			0.50 V _{CC} x 0.3		0.50 V _{CC} x 0.3	V
VOH	Minimum High-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{OH} = – 50μA	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		V
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$ $I_{\text{OH}} = -4\text{mA}$ $I_{\text{OH}} = -8\text{mA}$	3.0 4.5	2.58 3.94			2.48 3.80		
VOL	Maximum Low–Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu A$	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1	V
		V _{in} = V _{IH} or V _{IL} I _{OL} = 4mA I _{OL} = 8mA	3.0 4.5			0.36 0.36		0.44 0.44	
l _{in}	Maximum Input Leakage Current	V _{in} = 5.5 V or GND	0 to 5.5			± 0.1		± 1.0	μА

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

[†]Derating — SOIC Packages: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS

		V _{CC}		Vcc		V _{CC} T _A = 25°C		$T_A = -40$) to 85°C	
Symbol	Parameter	Test Conditions	v	Min	Тур	Max	Min	Max	Unit	
loz	Maximum Three–State Leakage Current	V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	5.5			± 0.25		± 2.5	μΑ	
ICC	Maximum Quiescent Supply Current	V _{in} = V _{CC} or GND	5.5			4.0		40.0	μΑ	

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ns}$)

					T _A = 25°C		T _A = -4	0 to 85°C	
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Unit
tPLH, tPHL	Maximum Propagation Delay, LE to Q	$V_{CC} = 3.3 \pm 0.3 V$	$C_L = 15pF$ $C_L = 50pF$		7.6 10.1	11.9 15.4	1.0 1.0	14.0 17.5	ns
		$V_{CC} = 5.0 \pm 0.5 V$	C _L = 15pF C _L = 50pF		5.0 6.5	7.7 9.7	1.0 1.0	9.0 11.0	
tPLH, tPHL	Maximum Propagation Delay, D to Q	V _{CC} = 3.3 ± 0.3V	C _L = 15pF C _L = 50pF		7.0 9.5	11.0 14.5	1.0 1.0	13.0 16.5	ns
		$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15pF$ $C_L = 50pF$		4.5 6.0	6.8 8.8	1.0 1.0	8.0 10.0	
t _{PZL} , t _{PZH}	Output Enable Time, OE to Q	$V_{CC} = 3.3 \pm 0.3 V$ $R_L = 1 k\Omega$	$C_L = 15pF$ $C_L = 50pF$		7.3 9.8	11.5 15.0	1.0 1.0	13.5 17.0	ns
		$V_{CC} = 5.0 \pm 0.5V$ $R_{L} = 1k\Omega$	$C_L = 15pF$ $C_L = 50pF$		5.2 6.7	7.7 9.7	1.0 1.0	9.0 11.0	
t _{PLZ} , t _{PHZ}	Output Disable Time, OE to Q	$V_{CC} = 3.3 \pm 0.3V$ $R_{L} = 1k\Omega$	C _L = 50pF		10.7	14.5	1.0	16.5	ns
		$V_{CC} = 5.0 \pm 0.5V$ $R_{L} = 1k\Omega$	C _L = 50pF		6.7	9.7	1.0	11.0	
tOSLH, tOSHL	Output to Output Skew	V _{CC} = 3.3 ± 0.3V (Note 1.)	C _L = 50pF			1.5		1.5	ns
		V _{CC} = 5.5 ± 0.5V (Note 1.)	C _L = 50pF			1.0		1.0	ns
C _{in}	Maximum Input Capacitance				4	10		10	pF
C _{out}	Maximum Three–State Output Capacitance (Output in High–Impedance State)				6				pF

			Typical @ 25°C, V _{CC} = 5.0V	
С	PD	Power Dissipation Capacitance (Note 2.)	29	pF

^{1.} Parameter guaranteed by design. toslH = |tplHm - tplHn|, tosHL = |tpHLm - tpHLn|.

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns, $C_L = 50$ pF, $V_{CC} = 5.0$ V)

		T _A =	25°C	
Symbol	Parameter	Тур	Max	Unit
VOLP	Quiet Output Maximum Dynamic VOL	0.9	1.2	V
VOLV	Quiet Output Minimum Dynamic V _{OL}	- 0.9	- 1.2	V
VIHD	Minimum High Level Dynamic Input Voltage		3.5	V
V _{ILD}	Maximum Low Level Dynamic Input Voltage	·	1.5	V

^{2.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \cdot V_{CC} \cdot f_{in} + I_{CC}/8$ (per latch). C_{PD} is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_{in} + I_{CC} \cdot V_{CC}$.

TIMING REQUIREMENTS (Input $t_r = t_f = 3.0 \text{ns}$)

			T _A =	25°C	T _A = -40 to 85°C	
Symbol	Parameter	Test Conditions	Тур	Limit	Limit	Unit
^t w(h)	Minimum Pulse Width, LE	$V_{CC} = 3.3 \pm 0.3 V$ $V_{CC} = 5.0 \pm 0.5 V$		5.0 5.0	5.0 5.0	ns
t _{su}	Minimum Setup Time, D to LE	$V_{CC} = 3.3 \pm 0.3 V$ $V_{CC} = 5.0 \pm 0.5 V$		3.5 3.5	3.5 3.5	ns
th	Minimum Hold Time, D to LE	$V_{CC} = 3.3 \pm 0.3 V$ $V_{CC} = 5.0 \pm 0.5 V$		1.5 1.5	1.5 1.5	ns

SWITCHING WAVEFORMS




Figure 1.




Figure 2.




Figure 3.






Figure 4.

TEST CIRCUITS



*Includes all probe and jig capacitance




*Includes all probe and jig capacitance

Figure 5.

Figure 6.

EXPANDED LOGIC DIAGRAM







Figure 7. Input Equivalent Circuit

PACKAGE DIMENSIONS

TSSOP-20 **DT SUFFIX**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD
- FLASH, PROTROSIONS OR GATE BURRS. MULD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- EXCEED 6.25 (UNIT) FER SIDE.


 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. MATERIAL CONDITION.

 6. TERMINAL NUMBERS ARE SHOWN FOR
- DETERMINAL NUMBERS ARE SHOWN
 REFERENCE ONLY.

 TO DIMENSION A AND B ARE TO BE
 DETERMINED AT DATUM PLANE –W–.

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	6.40	6.60	0.252	0.260	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026	BSC	
Н	0.27	0.37	0.011	0.015	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252 BSC		
M	0°	8°	0°	8°	

SO-20 **DW SUFFIX** CASE 751D-05 ISSUE F



NOTES:


- DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES
- PER ASME Y14.5M, 1994. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.


 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.


	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
В	0.35	0.49	
С	0.23	0.32	
D	12.65	12.95	
Ε	7.40	7.60	
е	1.27 BSC		
Н	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0 °	7 0	

PACKAGE DIMENSIONS

SOIC EIAJ M SUFFIX CASE 967-01 ISSUE O







- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	METERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
Α ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.18	0.27	0.007	0.011
D	12.35	12.80	0.486	0.504
Ε	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050 BSC	
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LF	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10 °
Q ₁	0.70	0.90	0.028	0.035
Z		0.81		0.032

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore: 001–800–4422–3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

Phone: 81–3–5740–2745 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.