Advance Information


Quad Analog Switch/Multiplexer/ Demultiplexer with Separate Analog and Digital Power Supplies High-Performance Silicon-Gate CMOS

The MC74VHC4316 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF–channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full analog power–supply range (from VCC to VEE).

The VHC4316 is similar in function to the VHC4066, the metal–gate CMOS MC14016 and MC14066, and to the High–Speed CMOS HC4066A. Each device has four independent switches. The device control and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The device has been designed so that the ON resistances (RON) are much more linear over input voltage than RON of metal–gate CMOS analog switches. Logic–level translators are provided so that the On/Off Control and Enable logic–level voltages need only be VCC and GND, while the switch is passing signals ranging between VCC and VEE. When the Enable pin (active–low) is high, all four analog switches are turned off.

- Logic-Level Translator for On/Off Control and Enable Inputs
- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Diode Protection on All Inputs/Outputs
- Analog Power–Supply Voltage Range (V_{CC} V_{FF}) = 2.0 to 12.0 Volts
- Digital (Control) Power–Supply Voltage Range (V_{CC} GND) = 2.0 to 6.0 Volts, Independent of V_{EE}
- · Improved Linearity of ON Resistance
- · Chip Complexity: 66 FETs or 16.5 Equivalent Gates

LOGIC DIAGRAM



ANALOG INPUTS/OUTPUTS = X_A , X_B , X_C , X_D

MC74VHC4316



D SUFFIX

16-LEAD SOIC PACKAGE CASE 751B-05



DT SUFFIX

16-LEAD TSSOP PACKAGE CASE 948F-01

ORDERING INFORMATION

MC74VHCXXXXD SOIC MC74VHCXXXXDT TSSOP

FUNCTION TABLE

Inp	Inputs				
	On/Off	Analog			
Enable	Enable Control				
L	Н	On			
L	L	Off			
Н	Х	Off			

X = don't care

This document contains information on a new product. Specifications and information herein are subject to change without notice.



MAXIMUM RATINGS*

Symbol	Parameter		Value	Unit
Vcc	Positive DC Supply Voltage (Ref. to 0 (Ref. to 0	,	- 0.5 to + 7.0 - 0.5 to + 14.0	٧
VEE	Negative DC Supply Voltage (Ref. to GND)	- 7.0 to + 0.5	V	
VIS	Analog Input Voltage		V _{EE} - 0.5 to V _{CC} + 0.5	٧
V _{in}	DC Input Voltage (Ref. to GND)		-0.5 to V _{CC} + 0.5	V
I	DC Current Into or Out of Any Pin		± 25	mA
PD	Power Dissipation in Still Air SOIC Pack TSSOP Pack	٠.	500 450	mW
T _{stg}	Storage Temperature		- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Second	onds	260	°C

^{*} Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
VCC	Positive DC Supply Voltage (Ref. to GND))	2.0	6.0	٧
VEE	Negative DC Supply Voltage (Ref. to GN	D)	- 6.0	GND	V
VIS	Analog Input Voltage	VEE	Vcc	V	
V _{in}	Digital Input Voltage (Ref. to GND)	GND	Vcc	٧	
V _{IO} *	Static or Dynamic Voltage Across Switch	_	1.2	٧	
TA	Operating Temperature, All Package Type	- 55	+ 125	°C	
t _r , t _f	Input Rise and Fall Time (Control or Enable Inputs) (Figure 10)	V _{CC} = 2.0 V V _{CC} = 3.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 600 500 400	ns

^{*} For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) VEE = GND Except Where Noted

					Guaranteed Limit			
Symbol	Parameter	Test Condi	tions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
VIH	Minimum High-Level Voltage, Control or Enable Inputs	R _{on} = Per Spec		2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
VIL	Maximum Low–Level Voltage, Control or Enable Inputs	R _{on} = Per Spec		2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
l _{in}	Maximum Input Leakage Current, Control or Enable Inputs	V _{in} = V _{CC} or GND V _{EE} = -6.0 V		6.0	± 0.1	± 1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND V _{IO} = 0 V	VEE = GND VEE = - 6.0	6.0 6.0	2 4	20 40	40 160	μА

[†]Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to VEE)

					Guaranteed Limit			
Symbol	Parameter	Test Conditions	V _{CC}	V _{EE} V	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ to V_{EE} $I_{\text{S}} \le 2.0$ mA (Figures 1, 2)	2.0* 3.0 4.5 4.5 6.0	0.0 0.0 0.0 - 4.5 - 6.0	— TBD 160 90	— TBD 200 110 110	— TBD 240 130 130	Ω
		$V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}} \text{ or } V_{\text{EE}} \text{ (Endpoints)}$ $I_{\text{S}} \le 2.0 \text{ mA (Figures 1, 2)}$	2.0 3.0 4.5 4.5 6.0	0.0 0.0 0.0 - 4.5 - 6.0	— TBD 90 70 70	— TBD 115 90 90	— TBD 140 105 105	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = 1/2 (V_{\text{CC}} - V_{\text{EE}})$ $I_{\text{S}} \le 2.0 \text{ mA}$	2.0 3.0 4.5 4.5 6.0	0.0 0.0 0.0 - 4.5 - 6.0	— TBD 20 15 15	— TBD 25 20 20	— TBD 30 25 25	Ω
l _{off}	Maximum Off–Channel Leakage Current, Any One Channel	V _{in} = V _{IL} V _{IO} = V _{CC} or V _{EE} Switch Off (Figure 3)	6.0	- 6.0	0.1	0.5	1.0	μА
l _{on}	Maximum On–Channel Leakage Current, Any One Channel	V _{in} = V _{IH} V _{IS} = V _{CC} or V _{EE} (Figure 4)	6.0	- 6.0	0.1	0.5	1.0	μА

^{*} At supply voltage (V_{CC} – V_{EE}) approaching 2 V the analog switch–on resistance becomes extremely non–linear. Therefore, for low–voltage operation, it is recommended that these devices only be used to control digital signals.

$\textbf{AC ELECTRICAL CHARACTERISTICS} \ (C_L = 50 \ \text{pF, Control or Enable} \ t_f = t_f = 6 \ \text{ns, V}_{EE} = \text{GND})$

			Gu	Guaranteed Limit		
Symbol	Parameter	v _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)	2.0 3.0 4.5 6.0	40 TBD 6 5	50 TBD 8 7	60 TBD 9 8	ns
tPLZ, tPHZ	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)	2.0 3.0 4.5 6.0	130 TBD 40 30	160 TBD 50 40	200 TBD 60 50	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)	2.0 3.0 4.5 6.0	140 TBD 40 30	175 TBD 50 40	250 TBD 60 50	ns
С	Maximum Capacitance ON/OFF Control and Enable Inputs	_	10	10	10	pF
	Control Input = GND Analog I/O Feedthrough	_ _	35 1.0	35 1.0	35 1.0	

		Typical @ 25°C, V _{CC} = 5.0 V	
C _{PD}	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15	pF

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

Symbol	Parameter	Test Conditions	v _{CC}	V _{EE}	Limit* 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 5)	f_{in} = 1 MHz Sine Wave Adjust f_{in} Voltage to Obtain 0 dBm at V _{OS} Increase f_{in} Frequency Until dB Meter Reads – 3 dB R_L = 50 Ω , C_L = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	150 160 160	MHz
_	Off-Channel Feedthrough Isolation (Figure 6)	$f_{in} \equiv$ Sine Wave Adjust f_{in} Voltage to Obtain 0 dBm at V_{IS} f_{in} = 10 kHz, R_L = 600 Ω , C_L = 50 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 50 - 50 - 50	dB
		$f_{in} = 1.0 \text{ MHz}, R_L = 50 \Omega, C_L = 10 \text{ pF}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 40 - 40 - 40	
_	Feedthrough Noise, Control to Switch (Figure 7)	$V_{in} \leq$ 1 MHz Square Wave ($t_r = t_f = 6$ ns) Adjust R _L at Setup so that I _S = 0 A R _L = 600 Ω , C _L = 50 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	60 130 200	mVpp
		$R_L = 10 \text{ k}\Omega$, $C_L = 10 \text{ pF}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	30 65 100	
_	Crosstalk Between Any Two Switches (Figure 12)	$f_{in} \equiv$ Sine Wave Adjust f_{in} Voltage to Obtain 0 dBm at V _{IS} f_{in} = 10 kHz, R_L = 600 Ω , C_L = 50 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 70 - 70 - 70	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 80 - 80 - 80	
THD	Total Harmonic Distortion (Figure 14)	$f_{\text{in}} = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF}$ $\text{THD} = \text{THD}_{\text{Measured}} - \text{THD}_{\text{Source}}$ $\forall_{IS} = 4.0 \text{ Vpp sine wave}$ $\forall_{IS} = 8.0 \text{ Vpp sine wave}$ $\forall_{IS} = 11.0 \text{ Vpp sine wave}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	0.10 0.06 0.04	%

^{*} Limits not tested. Determined by design and verified by qualification.

TBD

Figure 1a. Typical On Resistance, $V_{CC} - V_{EE} = 2.0 \text{ V}$

Figure 1b. Typical On Resistance, $V_{CC} - V_{EE} = 3.0 \text{ V}$




Figure 1e. Typical On Resistance, $V_{CC} - V_{EE} = 9.0 \text{ V}$

Figure 1e. Typical On Resistance, $V_{CC} - V_{EE} = 12.0 \text{ V}$




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up




*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth
Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance.

Figure 7. Feedthrough Noise, Control to Analog Out, Test Set-Up






Figure 8. Propagation Delays, Analog In to Analog Out



^{*}Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up



^{*}Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up




Figure 13. Power Dissipation Capacitance
Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



^{*}Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up (Adjacent Channels Used)



^{*}Includes all probe and jig capacitance.

7

Figure 14. Total Harmonic Distortion, Test Set-Up




Figure 15. Plot, Harmonic Distortion

APPLICATION INFORMATION

The Enable and Control pins should be at V_{CC} or GND logic levels, V_{CC} being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or V_{EE} through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and V_{EE} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below V_{EE} . In the example

below, the difference between V_{CC} and V_{EE} is twelve volts. Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above VCC and/or below VEE are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn—on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MO•sorbs (Motorola high current surge protectors). MO•sorbs are fast turn—on devices ideally suited for precise dc protection with no inherent wear out mechanism.




Figure 16.





Figure 17. Transient Suppressor Application



a. Using Pull-Up Resistors

b. Using HCT Buffer

Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. Switching a 0–to–12 V Signal Using a Single Power Supply (GND ≠ 0 V)





Figure 20. 4-Input Multiplexer

Figure 21. Sample/Hold Amplifier

OUTLINE DIMENSIONS




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE
- MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- MAXIMUM MOLD PROTRUSION 0.15 (0.006)
 PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIM	MILLIMETERS		HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.2	7 BSC	0.050) BSC
٦	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

 $\label{eq:Maximum} \mbox{Mfax is a trademark of Motorola, Inc.}$

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141, 4–32–1 Nishi–Gotanda, Shagawa–ku, Tokyo, Japan. 03–5487–8488

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609 Motorola Fax Back System - US & Canada ONLY 1-800-774-18

- TOUCHTONE 1-602-244-6609 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, - US & Canada ONLY 1-800-774-1848 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

- http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/



MC74VHC4316/D