Advance Information

Quad Analog Switch/ Multiplexer/Demultiplexer

High-Performance Silicon-Gate CMOS


The MC74VHC4066 utilizes silicon—gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF—channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power—supply range (from V_{CC} to GND).

The VHC4066 is identical in pinout to the metal–gate CMOS MC14066 and the high–speed CMOS HC4066A. Each device has four independent switches. The device has been designed so that the ON resistances (RON) are much more linear over input voltage than RON of metal–gate CMOS analog switches.

The ON/OFF control inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. For analog switches with voltage–level translators, see the VHC4316.

- · Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Wide Power–Supply Voltage Range $(V_{CC} GND) = 2.0$ to 12.0 Volts
- Analog Input Voltage Range (VCC GND) = 2.0 to 12.0 Volts
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066
- Low Noise
- Chip Complexity: 44 FETs or 11 Equivalent Gates

LOGIC DIAGRAM



MC74VHC4066




D SUFFIX 14-LEAD SOIC PACKAGE CASE 751A-03



DT SUFFIX 14-LEAD TSSOP PACKAGE CASE 948G-01

ORDERING INFORMATION

MC74VHCXXXXD SOIC MC74VHCXXXXDT TSSOP



| FUNCTION TABLE | | | | |
|-------------------------|---------------------------|--|--|--|
| On/Off Control Input | State of Analog Switch | | | |
| L | Off | | | |
| Н | On | | | |

This document contains information on a new product. Specifications and information herein are subject to change without notice.

07/99

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|------------------|--|-------------------------------|------|
| VCC | Positive DC Supply Voltage (Referenced to GND) | - 0.5 to + 14.0 | V |
| VIS | Analog Input Voltage (Referenced to GND) | -0.5 to V _{CC} + 0.5 | V |
| V _{in} | Digital Input Voltage (Referenced to GND) | -0.5 to V _{CC} + 0.5 | V |
| I | DC Current Into or Out of Any Pin | ± 25 | mA |
| PD | Power Dissipation in Still Air, SOIC Package† TSSOP Package† | 500 450 | mW |
| T _{stg} | Storage Temperature | - 65 to + 150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds | 260 | °C |

^{*} Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Mi | n | Max | Unit |
|---------------------------------|---|-----|---|----------------------------------|------|
| VCC | Positive DC Supply Voltage (Referenced to GND) | |) | 12.0 | V |
| VIS | Analog Input Voltage (Referenced to GND) | | D | VCC | V |
| V _{in} | Digital Input Voltage (Referenced to GND) | GN | D | VCC | V |
| V _{IO} * | Static or Dynamic Voltage Across Switch | _ | - | 1.2 | V |
| T _A | Operating Temperature, All Package Types | | 5 | + 125 | °C |
| t _r , t _f | Input Rise and Fall Time, ON/OFF Control Inputs (Figure 10) VCC = 2.0 VCC = 3.0 VCC = 4.5 VCC = 9.0 VCC = 12.0 | V 0 | | 1000 600 500 400 250 | ns |

^{*} For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTIC Digital Section (Voltages Referenced to GND)

| | | | | Gu | aranteed Li | mit | |
|--------|---|---|----------------------------------|----------------------------------|----------------------------------|----------------------------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} | – 55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| VIH | Minimum High-Level Voltage ON/OFF Control Inputs | R _{on} = Per Spec | 2.0 3.0 4.5 9.0 12.0 | 1.5 2.1 3.15 6.3 8.4 | 1.5 2.1 3.15 6.3 8.4 | 1.5 2.1 3.15 6.3 8.4 | V |
| VIL | Maximum Low–Level Voltage ON/OFF Control Inputs | R _{on} = Per Spec | 2.0 3.0 4.5 9.0 12.0 | 0.5 0.9 1.35 2.7 3.6 | 0.5 0.9 1.35 2.7 3.6 | 0.5 0.9 1.35 2.7 3.6 | V |
| lin | Maximum Input Leakage Current ON/OFF Control Inputs | V _{in} = V _{CC} or GND | 12.0 | ± 0.1 | ± 1.0 | ± 1.0 | μА |
| ICC | Maximum Quiescent Supply Current (per Package) | $V_{\text{IO}} = V_{\text{CC}} \text{ or GND}$ $V_{\text{IO}} = 0 \text{ V}$ | 6.0 12.0 | 2 4 | 20 40 | 40 160 | μА |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

[†]Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to GND)

| | | | | Guaranteed Limit | | | |
|------------------|--|--|------------------------------------|---------------------|----------------------|----------------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} | – 55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| R _{on} | Maximum "ON" Resistance | $V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ to GND $I_{\text{S}} \le 2.0$ mA (Figures 1, 2) | 2.0† 3.0† 4.5 9.0 12.0 | | — 160 85 85 | | Ω |
| | | $V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ or GND (Endpoints) $I_{\text{S}} \le 2.0 \text{ mA}$ (Figures 1, 2) | 2.0 3.0 4.5 9.0 12.0 | — 70 50 30 | — 85 60 | — 100 80 80 | |
| ΔR _{on} | Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package | $\begin{aligned} & V_{\text{IN}} = V_{\text{IH}} \\ & V_{\text{IS}} = 1/2 \left(V_{\text{CC}} - \text{GND} \right) \\ & I_{\text{S}} \leq 2.0 \text{ mA} \end{aligned}$ | 2.0 4.5 9.0 12.0 | — 20 15 15 | — 25 20 20 | — 30 25 25 | Ω |
| l _{off} | Maximum Off–Channel Leakage Current, Any One Channel | V _{IN} = V _{IL} V _{IO} = V _{CC} or GND Switch Off (Figure 3) | 12.0 | 0.1 | 0.5 | 1.0 | μА |
| l _{on} | Maximum On–Channel Leakage Current, Any One Channel | V _{in} = V _{IH} V _{IS} = V _{CC} or GND (Figure 4) | 12.0 | 0.1 | 0.5 | 1.0 | μΑ |

[†]At supply voltage (V_{CC}) approaching 3 V the analog switch–on resistance becomes extremely non–linear. Therefore, for low–voltage operation, it is recommended that these devices only be used to control digital signals.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, ON/OFF Control Inputs: $t_f = t_f = 6 \text{ ns}$)

| | | | | Gu | aranteed Li | mit | |
|--|---|---|----------------------------------|----------------------------|----------------------------|-----------------------------|------|
| Symbol | Parameter | | v _{CC} | – 55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| tPLH, tPHL | Maximum Propagation Delay, Analog Inp (Figures 8 and 9) | ut to Analog Output | 2.0 3.0 4.5 9.0 12.0 | 40 30 5 5 | 50 40 7 7 7 | 60 50 8 8 | ns |
| tPLZ, tPHZ | Maximum Propagation Delay, ON/OFF Co (Figures 10 and 11) | ontrol to Analog Output | 2.0 3.0 4.5 9.0 12.0 | 80 60 20 20 20 | 90 70 25 25 25 | 110 80 35 35 35 | ns |
| ^t PZL [,] ^t PZH | Maximum Propagation Delay, ON/OFF Configures 10 and 1 1) | ontrol to Analog Output | 2.0 3.0 4.5 9.0 12.0 | 80 45 20 20 20 | 90 50 25 25 25 | 100 60 30 30 30 | ns |
| С | Maximum Capacitance | ON/OFF Control Input Control Input = GND Analog I/O Feedthrough | | 10 35 1.0 | 10 35 1.0 | 10 35 1.0 | pF |

| | | Typical @ 25°C, V _{CC} = 5.0 V | |
|-----------------|---|---|----|
| C _{PD} | Power Dissipation Capacitance (Per Switch) (Figure 13)* | 15 | pF |


3

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

| Symbol | Parameter | Test Conditions | v _{CC} | Limit* 25°C 74HC | Unit |
|--------|---|---|--------------------|------------------------|------------------|
| BW | Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 5) | $\begin{aligned} f_{in} &= 1 \text{ MHz Sine Wave} \\ &\text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{OS} \\ &\text{Increase } f_{in} \text{ Frequency Until dB Meter Reads} - 3 \text{ dB} \\ &\text{R}_{L} &= 50 \Omega, \text{ C}_{L} = 10 \text{ pF} \end{aligned}$ | 4.5 9.0 12.0 | 150 160 160 | MHz |
| _ | Off–Channel Feedthrough Isolation (Figure 6) | $f_{in} \equiv$ Sine Wave Adjust f_{in} Voltage to Obtain 0 dBm at V _{IS} $f_{in} =$ 10 kHz, R _L = 600 Ω , C _L = 50 pF | 4.5 9.0 12.0 | - 50 - 50 - 50 | dB |
| | | f_{in} = 1.0 MHz, R_L = 50 Ω, C_L = 10 pF | 4.5 9.0 12.0 | - 40 - 40 - 40 | |
| _ | Feedthrough Noise, Control to Switch (Figure 7) | $V_{in} \leq$ 1 MHz Square Wave ($t_r = t_f = 6 \text{ ns}$) Adjust R _L at Setup so that I _S = 0 A R _L = 600 Ω , C _L = 50 pF | 4.5 9.0 12.0 | 60 130 200 | mV _{PP} |
| | | R_L = 10 kΩ, C_L = 10 pF | 4.5 9.0 12.0 | 30 65 100 | |
| _ | Crosstalk Between Any Two Switches (Figure 12) | $ f_{\text{in}} \equiv \text{Sine Wave} \\ $ | 4.5 9.0 12.0 | - 70 - 70 - 70 | dB |
| | | f_{in} = 1.0 MHz, R_L = 50 Ω, C_L = 10 pF | 4.5 9.0 12.0 | - 80 - 80 - 80 | |
| THD | Total Harmonic Distortion (Figure 14) | $f_{\text{in}} = 1 \text{ kHz}, R_{\text{L}} = 10 \text{ k}\Omega, C_{\text{L}} = 50 \text{ pF}$ $\text{THD} = \text{THD}_{\text{Measured}} - \text{THD}_{\text{Source}}$ $\text{V}_{\text{IS}} = 4.0 \text{ Vpp sine wave}$ $\text{V}_{\text{IS}} = 8.0 \text{ Vpp sine wave}$ $\text{V}_{\text{IS}} = 11.0 \text{ Vpp sine wave}$ | 4.5 9.0 12.0 | 0.10 0.06 0.04 | % |

^{*} Guaranteed limits not tested. Determined by design and verified by qualification.



5




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up




*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth
Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance.

Figure 7. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up






Figure 8. Propagation Delays, Analog In to Analog Out



^{*}Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up



^{*}Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up




Figure 13. Power Dissipation Capacitance
Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up



*Includes all probe and jig capacitance.

7

Figure 14. Total Harmonic Distortion, Test Set-Up




Figure 15. Plot, Harmonic Distortion

APPLICATION INFORMATION

The ON/OFF Control pins should be at V $_{CC}$ or GND logic levels, V $_{CC}$ being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V $_{CC}$ or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked—up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and GND. The positive peak analog voltage should not exceed V_{CC}. Similarly, the negative peak analog voltage should not go below GND. In the example below, the difference between V_{CC} and GND is twelve volts. Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn—on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MO•sorbs (Motorola high current surge protectors). MO•sorbs are fast turn—on devices ideally suited for precise DC protection with no inherent wear out mechanism.




Figure 16. 12 V Application





Figure 17. Transient Suppressor Application



a. Using Pull-Up Resistors

b. Using HCT Buffer

Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. TTL/NMOS-to-CMOS Level Converter Analog Signal Peak-to-Peak Greater than 5 V (Also see VHC4316)






Figure 20. 4-Input Multiplexer

Figure 21. Sample/Hold Amplifier

OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141, 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan. 81–3–5487–8488

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609

Motorola Fax Back System - US & Canada ONLY 1-800-774-1848

- http://sps.motorola.com/mfax/

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334

HOME PAGE: http://motorola.com/sps/



♦ MC74VHC4066/D