## Advance Information

# **Analog Multiplexer/ Demultiplexer**

# **High-Performance Silicon-Gate CMOS**

The MC74VHC4053 utilizes silicon—gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from  $V_{CC}$  to GND).

The VHC4053 is identical in pinout to the high–speed HC4053A, and the metal–gate MC14053B. The Channel–Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.


The Channel–Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors they are compatible with LSTTL outputs.

This device has been designed so that the ON resistance ( $R_{ON}$ ) is more linear over input voltage than  $R_{ON}$  of metal–gate CMOS analog switches.

For a multiplexer/demultiplexer with channel–select latches, see VHC4351.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range (V<sub>CC</sub> GND) = 2.0 to 6.0 V
- Digital (Control) Power Supply Range (V<sub>CC</sub> GND) = 2.0 to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A
- Chip Complexity: VHC4053 156 FETs or 39 Equivalent Gates

# LOGIC DIAGRAM MC74VHC4053 Triple Single-Pole, Double-Position Plus Common Off



NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch

# MC74VHC4053



### **D SUFFIX** 16–LEAD SOIC PACKAGE



CASE 751B-05

#### DT SUFFIX

16-LEAD TSSOP PACKAGE CASE 948F-01

#### ORDERING INFORMATION


MC74VHCXXXXD SOIC MC74VHCXXXXDT TSSOP

#### **FUNCTION TABLE - MC74VHC4053**

Control Inputs						
Enable	C	Selec B	t A	ON	Chanr	nels
				Z0	Y0	X0
-	-	-	Н	Z0	Y0	X0   X1
-	-		П .	-		
<u>L</u>	-	Н	L	Z0	Y1	X0
L	L	Н	Н	Z0	Y1	X1
L	Н	L	L	Z1	Y0	X0
L	Н	L	Н	Z1	Y0	X1
L	Н	Н	L	Z1	Y1	X0
L	Н	Н	Н	Z1	Y1	X1
Н	Х	Χ	Χ		NONE	

X = Don't Care

#### Pinout: MC74VHC4053 (Top View)



This document contains information on a new product. Specifications and information herein are subject to change without notice.

10/98 © Motorola, Inc. 1998



#### **MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
VIS	Analog Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
I	DC Current, Into or Out of Any Pin	± 20	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V <sub>IS</sub>	Analog Input Voltage	0.0	Vcc	V
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)	GND	Vcc	V
V <sub>IO</sub> *	Static or Dynamic Voltage Across Switch		100	mV
TA	Operating Temperature Range, All Package Types	- 55	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise/Fall Time (Channel Select or Enable Inputs)			ns/V
	$V_{CC} = 3.3 V \pm 0.3 V$ $V_{CC} = 5.0 V \pm 0.5 V$	0 0	100 20	

 $<sup>^{\</sup>star}$  For voltage drops across switch greater than 100 mV (switch on), excessive V<sub>CC</sub> current may be drawn; i.e., the current out of the switch may contain both V<sub>CC</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$  VCC. Unused inputs must always be

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

<sup>†</sup>Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

## DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND)

			VCC	Guara	nteed Lim	nit	
Symbol	Parameter	Condition	V	–55 to 25°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R <sub>on</sub> = Per Spec	2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
VIL	Maximum Low–Level Input Voltage, Channel–Select or Enable Inputs	R <sub>on</sub> = Per Spec	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
lin	Maximum Input Leakage Current, Channel–Select or Enable Inputs	V <sub>in</sub> = V <sub>CC</sub> or GND,	6.0	± 0.1	± 1.0	± 1.0	μА
lcc	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and VIS = VCC or GND; VIO = 0 V	6.0	4	40	160	μА

## DC ELECTRICAL CHARACTERISTICS Analog Section

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	V <sub>C</sub> C V	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R <sub>on</sub>	Maximum "ON" Resistance	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}} \text{ to GND}$ $I_{\text{S}} \le 2.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 6.0	25 18 15	30 23 20	35 28 25	Ω
		$V_{\text{IN}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}} \text{ or GND (Endpoints)}$ $I_{\text{S}} \leq 2.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 6.0	20 15 10	25 20 15	30 25 20	
ΔR <sub>on</sub>	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = 1/2 (V_{\text{CC}} - \text{GND})$ $I_{\text{S}} \leq 2.0 \text{ mA}$	3.0 4.5 6.0	15 8.0 4.0	20 12 7.0	25 15 10	Ω
l <sub>off</sub>	Maximum Off-Channel Leakage Current, Any One Channel	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ; V <sub>IO</sub> = V <sub>CC</sub> or GND; Switch Off (Figure 3)	6.0	0.1	0.5	1.0	μА
	Maximum Off–Channel Leakage Current, Common Channel	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ; V <sub>IO</sub> = V <sub>CC</sub> or GND; Switch Off (Figure 4)	6.0	0.1	1.0	2.0	
I <sub>on</sub>	Maximum On–Channel Leakage Current, Channel–to–Channel	$V_{in} = V_{IL}$ or $V_{IH}$ ; Switch-to-Switch = $V_{CC}$ or GND; (Figure 5)	6.0	0.1	1.0	2.0	μА

3

## AC CHARACTERISTICS (CL = 50 pF, Input $t_f$ = $t_f$ = 3 ns)

		V <sub>CC</sub> Guaranteed Lin		aranteed Lin	nit	
Symbol	Parameter	v	–55 to 25°C	≤85° <b>C</b>	≤125°C	Unit
<sup>t</sup> PLH <sup>,</sup> <sup>t</sup> PHL	Maximum Propagation Delay, Channel–Select to Analog Output (Figure 9)	2.0 3.0 4.5 6.0	30 20 15 15	35 25 18 18	40 30 22 20	ns
tPLH, tPHL	Maximum Propagation Delay, Analog Input to Analog Output (Figure 10)	2.0 3.0 4.5 6.0	4.0 3.0 1.0 1.0	6.0 5.0 2.0 2.0	8.0 6.0 2.0 2.0	ns
tPLZ, tPHZ	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0 3.0 4.5 6.0	30 20 15 15	35 25 18 18	40 30 22 20	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0 3.0 4.5 6.0	20 12 8.0 8.0	25 14 10 10	30 15 12 12	ns
C <sub>in</sub>	Maximum Input Capacitance, Channel–Select or Enable Inputs		10	10	10	pF
C <sub>I/O</sub>	Maximum Capacitance Analog I/O		35	35	35	pF
	(All Switches Off) Common O/I		50	50	50	
	Feedthrough		1.0	1.0	1.0	
C						nE

C <sub>PD</sub>		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	pF
	Power Dissipation Capacitance (Figure 13)*	45	


<sup>\*</sup> Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

### ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

				Limit*	
Symbol	Parameter	Condition	VCC	25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 6)	$\begin{array}{l} f_{in} = \text{1MHz Sine Wave; Adjust } f_{in} \text{ Voltage to Obtain } \\ \text{0dBm at V}_{OS}; \text{ Increase } f_{in} \text{ Frequency Until dB Meter } \\ \text{Reads } -3\text{dB;} \\ \text{R}_L = 50\Omega, C_L = 10\text{pF} \end{array}$	3.0 4.50 6.00	120 120 120	MHz
_	Off–Channel Feedthrough Isolation (Figure 7)	$f_{in}$ = Sine Wave; Adjust $f_{in}$ Voltage to Obtain 0dBm at VIS $f_{in}$ = 10kHz, $R_L$ = 600 $\Omega$ , $C_L$ = 50pF	3.0 4.50 6.00	-50 -50 -50	dB
		f <sub>in</sub> = 1.0MHz, R <sub>L</sub> = 50Ω, C <sub>L</sub> = 10pF	3.0 4.50 6.00	-40 -40 -40	
_	Feedthrough Noise. Channel–Select Input to Common I/O (Figure 8)	$V_{in} \le 1 \text{MHz Square Wave } (t_{\Gamma} = t_{\bar{\Gamma}} = 6 \text{ns}); \text{ Adjust R}_{L} \text{ at Setup so that I}_{S} = 0 \text{A}; \\ \text{Enable} = \text{GND} \qquad \qquad \text{R}_{L} = 600 \Omega, \text{ C}_{L} = 50 \text{pF}$	3.0 4.50 6.00	25 105 135	mVpp
		R <sub>L</sub> = 10kΩ, C <sub>L</sub> = 10pF	3.0 4.50 6.00	35 145 190	
_	Crosstalk Between Any Two Switches (Figure 12)	$f_{in}$ = Sine Wave; Adjust $f_{in}$ Voltage to Obtain 0dBm at VIS $f_{in}$ = 10kHz, $R_L$ = 600 $\Omega$ , $C_L$ = 50pF	3.0 4.50 6.00	–50 –50 –50	dB
		f <sub>in</sub> = 1.0MHz, R <sub>L</sub> = 50Ω, C <sub>L</sub> = 10pF	3.0 4.50 6.00	-60 -60 -60	
THD	Total Harmonic Distortion (Figure 14)	$f_{\text{In}} = 1 \text{kHz}, \ R_{\text{L}} = 10 \text{k}\Omega, \ C_{\text{L}} = 50 \text{pF}$ $\text{THD} = \text{THD}_{\text{measured}} - \text{THD}_{\text{source}}$ $V_{\text{IS}} = 2.0 \text{Vpp sine wave}$ $V_{\text{IS}} = 4.0 \text{Vpp sine wave}$ $V_{\text{IS}} = 5.5 \text{Vpp sine wave}$	3.0 4.50 6.00	0.10 0.08 0.05	%

5

<sup>\*</sup> Limits not tested. Determined by design and verified by qualification.









Figure 1b. Typical On Resistance, V<sub>CC</sub> = 3.0 V






Figure 1c. Typical On Resistance, V<sub>CC</sub> = 4.5 V

Figure 1d. Typical On Resistance, V<sub>CC</sub> = 6.0 V




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 6. Maximum On Channel Bandwidth, Test Set-Up





Figure 7. Off Channel Feedthrough Isolation, Test Set-Up



\*Includes all probe and jig capacitance

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up

MOTOROLA

7





Figure 9a. Propagation Delays, Channel Select to Analog Out



\*Includes all probe and jig capacitance

**VCC** 

Figure 9b. Propagation Delay, Test Set-Up Channel **Select to Analog Out** 




Figure 10a. Propagation Delays, Analog In to Analog Out




Figure 10b. Propagation Delay, Test Set-Up **Analog In to Analog Out** 




Figure 11a. Propagation Delays, Enable to **Analog Out** 




Figure 11b. Propagation Delay, Test Set-Up **Enable to Analog Out** 




Figure 12. Crosstalk Between Any Two Switches, Test Set-Up




Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 13. Power Dissipation Capacitance, Test Set-Up




Figure 14b. Plot, Harmonic Distortion

#### **APPLICATIONS INFORMATION**

9

The Channel Select and Enable control pins should be at VCC or GND logic levels. VCC being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5V = logic high$$
  
 $GND = 0V = logic low$ 

The maximum analog voltage swing is determined by the supply voltages  $V_{CC}$ . The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below GND. In this example, the difference between  $V_{CC}$  and GND is five volts. Therefore, using the configuration of Figure 15, a maximum analog signal of five volts peak–to–peak can be controlled. Unused analog

inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and outputs to V<sub>CC</sub> or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{CC}$$
 - GND = 2 to 6 volts

When voltage transients above  $V_{CC}$  and/or below GND are anticipated on the analog channels, external Germanium or Schottky diodes  $(D_X)$  are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 15. Application Example






Figure 16. External Germanium or Schottky Clipping Diodes







b. Using HCT Interface

Figure 17. Interfacing LSTTL/NMOS to CMOS Inputs





Figure 18. Function Diagram, VHC4053


#### **OUTLINE DIMENSIONS**



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE
- MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006) 4
- PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIM	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.2	7 BSC	0.050	) BSC	
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	



11

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights or others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

#### How to reach us:

**USA/EUROPE/Locations Not Listed**: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

**JAPAN**: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan. 81–3–5487–8488

**Mfax**™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 – US & Canada ONLY 1–800–774–1848

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

INTERNET: http://motorola.com/sps



MC74VHC4053/D