Product Preview

8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter

with LSTTL-Compatible Inputs

The MC74VHC259 is an 8-bit Addressable Latch fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output.

The VHC259 is designed for general purpose storage applications in digital systems. The device has four modes of operation as shown in the mode selection table.. In the addressable latch mode, the data on Data In is written into the addressed latch. The addressed latch follows the data input with all non–addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs. In the one–of–eight decoding or demultiplexing mode, the addressed output follows the state of Data In with all other outputs in the LOW state. In the Reset mode, all outputs are LOW and unaffected by the address and data inputs. When operating the VHC259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The MC74VHC259 input structure provides protection when volatges up to 7 V are applied, regardless of the supply voltage. This allows the MC74VHC259 to be used to interface 5 V circuits to 3 V circuits.

- High Speed: tpD = 7.6 ns (Typ) at VCC = 5 V
- Low Power Dissipation: $I_{CC} = 2 \mu A \text{ (Max)}$ at $T_A = 25 \text{°C}$
- High Noise Immunity: VNIH = VNIL = 28% VCC
- CMOS-Compatible Outputs: VOH > 0.8 VCC; VOL < 0.1 VCC @Load
- Power Down Protection Provided on Inputs and Outputs
- Balanced Propagation Delays
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V

PIN ASSIGNMENT

-			
A0 [1•	16	v _{CC}
A1 [2	15	RESET
A2 [3	14	ENABLE
Q0 [4	13	DATA IN
Q1 [5	12	Q 7
Q2 [6	11	Q 6
Q3 [7	1	Q5
GND [8	8	Q4

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



ON Semiconductor

Formerly a Division of Motorola

http://onsemi.com

MARKING DIAGRAMS



SOIC-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F



CASE 966







A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week

= Assembly Location A = Assembly Location

 WL = Wafer Lot
 L = Wafer Lot


 Y = Year
 Y = Year

 WW = Work Week
 W = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC74VHC259D	SOIC-16	48 Units/Rail
MC74VHC259DR2	SOIC-16	2500 Units/Reel
MC74VHC259DT	TSSOP-16	96 Units/Rail
MC74VHC259DTEL	TSSOP-16	2000 Units/Reel
MC74VHC259DTR2	TSSOP-16	2500 Units/Reel
MC74VHC259M	SOIC EIAJ-16	50 Units/Rail
MC74VHC259MEL	SOIC EIAJ-16	2000 Units/Reel

LOGIC DIAGRAM




MODE SELECTION TABLE

Enable	Reset	Mode
L	Н	Addressable Latch
Н	Н	Memory
L	L	8-Line Demultiplexer
Н	L	Reset


LATCH SELECTION TABLE

Addr	ess Ir	nputs	Latch
С	В	Α	Addressed
L	L	L	Q0
L	L	Н	Q1
L	Н	L	Q2
L	Н	Н	Q3
Н	L	L	Q4
Н	L	Н	Q5
Н	Н	L	Q6
Н	Н	Н	Q7

IEC LOGIC SYMBOL



EXPANDED LOGIC DIAGRAM



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage	- 0.5 to + 7.0	V
V _{in}	DC Input Voltage	- 0.5 to + 7.0	V
V _{out}	DC Output Voltage	-0.5 to V _{CC} + 0.5	V
ΙΙΚ	Input Diode Current	- 20	mA
lok	Output Diode Current	± 20	mA
l _{out}	DC Output Current, per Pin	± 25	mA
ICC	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, SOIC Packages† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

†Derating — SOIC Packages: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
VCC	DC Supply Voltage		2.0	5.5	V
V _{in}	DC Input Voltage		0	5.5	V
V _{out}	DC Output Voltage		0	VCC	V
TA	Operating Temperature		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time V ₀ (Figure 1) V ₀	$CC = 3.3V \pm 0.3V$ $CC = 5.0V \pm 0.5V$	0	100 20	ns/V

The θ_{JA} of the package is equal to 1/Derating. Higher junction temperatures may affect the expected lifetime of the device per the table and figure below.

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 1. Failure Rate vs. Time Junction Temperature

DC ELECTRICAL CHARACTERISTICS

			VCC		T _A = 25°C	;	T _A = 5	≤ 85°C	T A = ≤	125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{IH}	Minimum High-Level Input Voltage		2.0 3.0 4.5 5.5	1.5 2.1 3.15 3.85			1.5 2.1 3.15 3.85		1.5 2.1 3.15 3.85		V
VIL	Maximum Low-Level Input Voltage		2.0 3.0 4.5 5.5			0.5 0.9 1.35 1.65		0.5 0.9 1.35 1.65		0.5 0.9 1.35 1.65	V
VOH	Minimum High-Level Output Voltage VIN = VIH or VIL	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu\text{A}$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		1.9 2.9 4.4		V
		V _{IN} = V _{IH} or V _{IL} I _{OH} = -4 mA I _{OH} = -8 mA	3.0 4.5	2.58 3.94			2.48 3.80		2.34 3.66		
V _{OL}	Maximum Low-Level Output Voltage VIN = VIH or VIL	V _{IN} = V _{IH} or V _{IL} I _{OL} = 50 μA	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
		V _{IN} = V _{IH} or V _{IL} I _{OL} = 4 mA I _{OL} = 8 mA	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	
IN	Maximum Input Leakage Current	$V_{IN} = 5.5 \text{ V or GND}$	0 to 5.5			± 0.1		± 1.0		± 1.0	μА
Icc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	5.5			2.0		40.0		40.0	μА

AC ELECTRICAL CHARACTERISTICS (Input $t_{\Gamma} = t_f = 3.0 \text{ns}$)

				•	T _A = 25°C	;	T _A = ≤ 85°C		T _A = ≤ 125°C		
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Min	Max	Unit
tpLH, tPHL	Maximum Propagation Delay,	$V_{CC} = 3.3 \pm 0.3 V$	$C_L = 15pF$ $C_L = 50pF$			11.0 16.0	1.0 1.0	13.0 18.0	1.0 1.0	13.0 18.0	ns
	Data to Output Fig. 2. and 7.	$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15pF$ $C_L = 50pF$			8.0 10.0	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	
tPLH, tPHL	Maximum Propagation Delay, Address Select to	$V_{CC} = 3.3 \pm 0.3 V$	$C_L = 15pF$ $C_L = 50pF$			11.0 16.0	1.0 1.0	13.0 18.0	1.0 1.0	13.0 18.0	ns
	Output Fig. 3. and 7.	$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15pF$ $C_L = 50pF$			8.0 10.0	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	
tPLH, tPHL	Maximum Propagation Delay,	VCC = 3.3 ± 0.3V	C _L = 15pF C _L = 50pF			11.0 16.0	1.0 1.0	13.0 18.0	1.0 1.0	13.0 18.0	ns
	Enable to Output Fig. 4. and 7.	$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15pF$ $C_L = 50pF$			8.0 10.0	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	
^t PHL	Maximum Propogation Delay,	$V_{CC} = 3.3 \pm 0.3 V$	$C_L = 15pF$ $C_L = 50pF$			11.0 16.0	1.0 1.0	13.0 18.0	1.0 1.0	13.0 18.0	ns
	Reset to Output Fig. 5. and 7.	$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15pF$ $C_L = 50pF$			8.0 10.0	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	
C _{IN}	Maximum Input Capacitance				6	10		10		10	pF


		Typical @ 25°C, V _{CC} = 5.0V	
C_{PD}	Power Dissipation Capacitance (Note 1.)	30	pF

^{1.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in}+I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in}+I_{CC} • V_{CC}.


TIMING REQUIREMENTS (Input $t_f = t_f = 3.0 \text{ns}$)

				T _A = 25°C		T _A = ≤	85°C	T A = ≤	125°C	
Symbol	Parameter	Test Conditions	Min	Тур	Max	Min	Max	Min	Max	Unit
t _W	Minimum Pulse Width, Reset or Enable	$V_{CC} = 3.3 \pm 0.3 V$	5.0			5.5		5.5		ns
	Fig. 6.	$V_{CC} = 5.0 \pm 0.5 V$	5.0			5.5		5.5]
t _{su}	Minimum Setup Time, Address or Data to	$V_{CC} = 3.3 \pm 0.3 V$	4.5			4.5		4.5		ns
	Enable Fig. 6.	$V_{CC} = 5.0 \pm 0.5 V$	3.0			3.0		3.0		
th	Minimum Hold Time, Enable to Address or	$V_{CC} = 3.3 \pm 0.3 V$	2.0			2.0		2.0		ns
	Data Fig. 4. or 5.	$V_{CC} = 5.0 \pm 0.5 V$	2.0			2.0		2.0		
t _{r,} t _f	Maximum Input, Rise and Fall Times	$V_{CC} = 3.3 \pm 0.3 V$			400		300		300	ns
	Fig. 2.	$V_{CC} = 5.0 \pm 0.5 V$			200		100		100	

SWITCHING WAVEFORMS




VCC — GND VCC




ENABLE 50% 50% VCC
OUTPUT Q tw to tw

DATA IN

Figure 4. Figure 5.






*Includes all probe and jig capacitance

Figure 6.

Figure 7. Test Circuit

PACKAGE DIMENSIONS

SOIC-16 **D SUFFIX** CASE 751B-05 **ISSUE J**




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.2	7 BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

TSSOP-16 **DT SUFFIX** CASE 948F-01 **ISSUE O**



16X **K** REF


NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982
- T 14:July, 1902.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH.
 PROTRUSIONS OR GATE BURRS. MOLD FLASH OF GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W-.

	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0°	8°	0°	8°

PACKAGE DIMENSIONS

SOIC EIAJ-16 M SUFFIX CASE 966-01 **ISSUE O**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT MINIMUM SPACE RADIUS OR THE FOOT. MINIMUM SPACE
 BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
Α ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
Ε	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050 BSC	
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LF	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10 °
Q ₁	0.70	0.90	0.028	0.035
Z		0.78		0.031

Notes

Notes

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2745 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.