Advance Information

Analog Switch

The MC74VHC1GT66 is an advanced high speed CMOS bilateral analog switch fabricated with silicon gate CMOS technology. It achieves high speed propagation delays and low ON resistances while maintaining CMOS low power dissipation. This bilateral switch controls analog and digital voltages that may vary across the full power–supply range (from V_{CC} to GND).

The MC74VHC1GT66 is compatible in function to a single gate of the very High Speed CMOS MC74VHCT4066. The device has been designed so that the ON resistances ($R_{\rm ON}$) are much lower and more linear over input voltage than $R_{\rm ON}$ of the metal–gate CMOS or High Speed CMOS analog switches.

The ON/OFF Control input is compatible with TTL-type input thresholds allowing the device to be used as a logic-level translator from 3.0V CMOS logic to 5.0V CMOS logic or from 1.8V CMOS logic to 3.0V CMOS logic while operating at the high-voltage power supply. The input protection circuitry on this device allows overvoltage tolerance on the input, which provides protection when voltages of up to 7V are applied, regardless of the supply voltage. This allows the MC74VHC1GT66 to be used to interface 5V circuits to 3V circuits.

- Low Power Dissipation: $I_{CC} = 2 \mu A \text{ (Max)}$ at $T_A = 25 \text{°C}$
- Diode Protection Provided on Inputs and Outputs
- Improved Linearity and Lower ON Resistance over Input Voltage
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; MM > 200 V, CDM > 1500 V




Figure 1. 5-Lead SOT-353 Pinout (Top View)




Figure 2. Logic Symbol

This document contains information on a new product. Specifications and information herein are subject to change without notice.



http://onsemi.com

MARKING DIAGRAMS





d = Date Code



TSOP-5/SOT-23/SC-59
DT SUFFIX
CASE 483



d = Date Code

	PIN ASSIGNMENT
1	IN/OUT X _A
2	OUT/IN Y _A
3	GND
4	ON/OFF CONTROL
5	VCC

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

FUNCTION TABLE

State of Analog Switch
Off
On

ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Value	Unit
DC Supply Voltage	V _{CC}	-0.5 to +7.0	V
Digital Input Voltage	V _{IN}	–0.5 to V _{CC} +0.5	V
Analog Output Voltage	V _{IS}	–0.5 to V _{CC} + 0.5	V
Digital Input Diode Current	I _{IK}	-20	mA
DC Supply Current, V _{CC} and GND	Icc	+25	mA
Power dissipation in still air, SC-88A †	P _D	200	mW
Lead temperature, 1 mm from case for 10 s	T _L	260	°C
Storage temperature	T _{stg}	-65 to +150	°C

[†]Derating — SC-88A Package: -3 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Max	Unit
DC Supply Voltage	V _{CC}	2.0	5.5	V
Digital Input Voltage	V _{IN}	GND	V _{CC}	V
Analog Input Voltage	V _{IS}	GND	V _{CC}	V
Static or Dynamic Voltage Across Switch	V _{IO} *		1.2	V
Operating Temperature Range	T _A	– 55	+125	°C
Input Rise and Fall Time $ \begin{array}{c} \text{ON/OFF Control Input} & \text{$V_{CC} = 3.3 \text{V} \pm 0.3 \text{V}$} \\ \text{$V_{CC} = 5.0 \text{V} \pm 0.5 \text{V}$} \end{array} $	t _r , t _f	0 0	100 20	ns/V

^{*} For voltage drops across the switch greater than 1.2V (switch on), excessive V_{CC} current may be drawn; i.e. the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

The θ_{JA} of the package is equal to 1/Derating. Higher junction temperatures may affect the expected lifetime of the device per the table and figure below.

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time Junction Temperature

DC ELECTRICAL CHARACTERISTICS

			v _{cc}	1	_A = 25°(•	T _A ≤	85°C	T _A ≤ '	125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{IH}	Minimum High–Level Input Voltage ON/OFF Control Input	R _{ON} = Per Spec	3.0 4.5 5.5	1.2 2.0 2.0			1.2 2.0 2.0		1.2 2.0 2.0		V
V _{IL}	Maximum Low–Level Input Voltage ON/OFF Control Input		3.0 4.5 5.5			0.53 0.8 0.8		0.53 0.8 0.8		0.53 0.8 0.8	V
I _{IN}	Maximum Input Leakage Current ON/OFF Control Input	$V_{IN} = V_{CC}$ or GND	0 to 5.5			±0.1		±1.0		±1.0	μА
Icc	Maximum Quiescent $V_{IN} = V_{CC}$ Supply Current $V_{IO} = 0V$		5.5			2.0		20		40	μΑ
I _{CCT}	Quiescent Supply Current	ON/OFF Control at 3.4V	5.5			1.35		1.5		1.65	mA
R _{ON}	Maximum "ON" Resistance	$V_{IN} = V_{IH}$ $V_{IS} = V_{CC}$ or GND $ I_{IS} \le 10$ mA (Figure 1)	3.0 4.5 5.5		30 20 15	50 30 20		70 40 35		100 50 45	Ω
		Endpoints $V_{IN} = V_{IH}$ $V_{IS} = V_{CC}$ or GND $ I_{IS} \le 10$ mA (Figure 1)	3.0 4.5 5.5		25 12 8	50 20 15		65 26 23		90 40 32	Ω
I _{OFF}	Maximum Off–Channel v _{IN} = V_{IL} v _{IS} = V_{CC} or GND Switch Off (Figure 2)		5.5			0.1		0.5		1.0	μА
I _{ON}	Maximum On-Channel Leakage Current	$V_{IN} = V_{IH}$ $V_{IS} = V_{CC}$ or GND Switch On (Figure 3)	5.5			0.1		0.5		1.0	μА

AC ELECTRICAL CHARACTERISTICS (C_{load} = 50 pF, Input t_r/t_f = 3.0ns)

			V _{CC} T _A = 25°C		;	T _A ≤	85°C	T _A ≤ 125°C			
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propogation Delay, Input X to Y	Y _A = Open Figure 4	2.0 3.0 4.5 5.5		1 0 0 0	5 2 1 1		6 3 1 1		7 4 2 1	ns
t _{PLZ} , t _{PHZ}	Maximum Propogation Delay, ON/OFF Control to Analog Output	R_L = 1000 $Ω$ Figure 5	2.0 3.0 4.5 5.5		15 8 6 4	35 15 10 7		46 20 13 9		57 25 17 11	ns
t _{PZL} , t _{PZH}	Maximum Propogation Delay, ON/OFF Control to Analog Output	R_L = 1000 $Ω$ Figure 5	2.0 3.0 4.5 5.5		15 8 6 4	35 15 10 7		46 20 13 9		57 25 17 11	ns
C _{IN}	Maximum Input	ON/OFF Control Input	0.0		3	10		10		10	pF
	Capacitance	Contol Input = GND Analog I/O Feedthrough	5.0		4 4	10 10		10 10		10 10	

		Typical @ 25°C, V _{CC} = 5.0V	
C _{PD}	Power Dissipation Capacitance (Note NO TAG)	18	pF

^{1.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Symbol	Parameter	Test Conditions	v _{cc}	Limit 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response Figure 7	f_{in} = 1 MHz Sine Wave Adjust f_{in} voltage to obtain 0 dBm at V _{OS} Increase f_{in} = frequency until dB meter reads –3dB R _L = 50 Ω , C _L = 10 pF	3.0 4.5 5.5	150 175 200	MHz
ISO _{off}	Off-Channel Feedthrough Isolation Figure 8	f_{in} = Sine Wave Adjust f_{in} voltage to obtain 0 dBm at V_{IS} f_{in} = 10 kHz, R_L = 600 Ω , C_L = 50 pF	3.0 4.5 5.5	-50 -50 -50	dB
		$f_{in} = 1.0 \text{ kHz}, R_L = 50\Omega, C_L = 10 \text{ pF}$	3.0 4.5 5.5	-40 -40 -40	
NOISE _{feed}	Feedthrough Noise Control to Switch Figure 9	$V_{in} \le 1$ MHz Square Wave ($t_r = t_f = 2ns$) Adjust R _L at setup so that I _S = 0 A R _L = 600 Ω , C _L = 50 pF	3.0 4.5 5.5	45 60 130	mV _{PP}
		$R_L = 50\Omega$, $C_L = 10 pF$	3.0 4.5 5.5	25 30 60	
THD	Total Harmonic Distortion Figure 10	$\begin{split} f_{in} &= 1 \text{ kHz}, R_L = 10 \text{k}\Omega, C_L = 50 \text{ pF} \\ \text{THD} &= \text{THD}_{Measured} - \text{THD}_{Source} \\ V_{IS} &= 3.0 \text{ V}_{PP} \text{ sine wave} \\ V_{IS} &= 4.0 \text{ V}_{PP} \text{ sine wave} \\ V_{IS} &= 5.0 \text{ V}_{PP} \text{ sine wave} \end{split}$	3.3 4.5 5.5	0.20 0.10 0.06	%

C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.




Figure 1. On Resistance Test Set-Up




Figure 3. Maximum On-Channel Leakage Current Test Set-Up




Figure 2. Maximum Off-Channel Leakage Current Test Set-Up




Figure 4. Propagation Delay Test Set-Up

Switch to Position 1 when testing t_{PLZ} and t_{PZL} Switch to Position 2 when testing t_{PHZ} and t_{PZH}




Figure 5. Propagation Delay Output Enable/Disable Test Set-Up

Figure 6. Power Dissipation Capacitance Test Set-Up




Figure 7. Maximum On-Channel Bandwidth
Test Set-Up




Figure 8. Off-Channel Feedthrough Isolation Test Set-Up




Figure 9. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up




Figure 10. Total Harmonic Distortion Test Set-Up




Figure 11. Propagation Delay, Analog In to Analog Out Waveforms




Figure 12. Propagation Delay, ON/OFF Control

DEVICE ORDERING INFORMATION

Device Order Number	Circuit Indicator	Temp Range Identifier	Technology	Device Function	Package Suffix	Tape & Reel Suffix	Package Type	Tape and Reel Size
MC74VHC1GT66DFT2	MC	74	VHC1G	T66	DF	T2	SC-88A/ SOT-353 /SC-70	178mm (7") 3000 Unit
MC74VHC1GT66DFT4	MC	74	VHC1G	T66	DF	T4	SC-88A/ SOT-353 /SC-70	330mm (13") 100000 Unit
MC74VHC1GT66DTT1	MC	74	VHC1G	T66	DT	T1	TSOP5/ SOT-23 /SC-59	178mm (7") 3000 Unit
MC74VHC1GT66DTT3	MC	74	VHC1G	T66	DT	ТЗ	TSOP5/ SOT-23 /SC-59	330mm (13") 100000 Unit




Figure 13. Carrier Tape Specifications

EMBOSSED CARRIER DIMENSIONS (See Notes 1 and 2)

Tape Size	B ₁ Max	D	D ₁	E	F	К	Р	P ₀	P ₂	R	Т	w
8 mm	4.35 mm (0.171")	1.5 +0.1/ -0.0 mm (0.059 +0.004/ -0.0")	1.0 mm Min (0.039")	1.75 ±0.1 mm (0.069 ±0.004")	3.5 ±0.5 mm (1.38 ±0.002")	2.4 mm (0.094")	4.0 ±0.10 mm (0.157 ±0.004")	4.0 ±0.1 mm (0.156 ±0.004")	2.0 ±0.1 mm (0.079 ±0.002")	25 mm (0.98")	0.3 ±0.05 mm (0.01 +0.0038/ -0.0002")	8.0 ±0.3 mm (0.315 ±0.012")

^{1.} Metric Dimensions Govern–English are in parentheses for reference only.

^{2.} A₀, B₀, and K₀ are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min to 0.50 mm max. The component cannot rotate more than 10° within the determined cavity




Figure 14. Reel Dimensions

REEL DIMENSIONS

Tape Size	T&R Suffix	A Max	G	t Max
8 mm	T1, T2	178 mm (7")	8.4 mm, +1.5 mm, -0.0 (0.33" + 0.059", -0.00)	14.4 mm (0.56")
8 mm	T3, T4	330 mm (13")	8.4 mm, +1.5 mm, -0.0 (0.33" + 0.059", -0.00)	14.4 mm (0.56")




Figure 15. Reel Winding Direction




Figure 16. Tape Ends for Finished Goods




Figure 17. DFT2 and DFT4 (SC88A) Reel Configuration/Orientation






Figure 18. DTT1 and DTT3 (TSOP5) Reel Configuration/Orientation


PACKAGE DIMENSIONS

SC-88A / SOT-353 / SC-70 **DF SUFFIX**

5-LEAD PACKAGE CASE 419A-01 ISSUE B








- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MM.


	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.071	0.087	1.80	2.20
В	0.045	0.053	1.15	1.35
C	0.031	0.043	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026 BSC		0.65 BSC	
Н		0.004		0.10
7	0.004	0.010	0.10	0.25
K	0.004	0.012	0.10	0.30
N	0.008 REF		0.20 REF	
S	0.079	0.087	2.00	2.20
٧	0.012	0.016	0.30	0.40




PACKAGE DIMENSIONS

TSOP-5 / SOT-23 / SC-59 **DT SUFFIX**

5-LEAD PACKAGE CASE 483-01 ISSUE A





NOTES:


- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.1142	0.1220
В	1.30	1.70	0.0512	0.0669
С	0.90	1.10	0.0354	0.0433
D	0.25	0.50	0.0098	0.0197
G	0.85	1.00	0.0335	0.0413
Н	0.013	0.100	0.0005	0.0040
ſ	0.10	0.26	0.0040	0.0102
K	0.20	0.60	0.0079	0.0236
L	1.25	1.55	0.0493	0.0610
M	0 °	10°	0°	10°
S	2.50	3.00	0.0985	0.1181



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore: 001–800–4422–3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.