Octal Bus Buffer

Inverting

The MC74LVX540 is an advanced high speed CMOS inverting octal bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The MC74LVX540 features inputs and outputs on opposite sides of the-package and two AND-ed active-low output enables. When either OE1 or OE2 are high, the terminal outputs are in the high impedance state.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.

- High Speed: tpD = 5.0 ns (Typ) at $V_{CC} = 3.3 \text{ V}$
- Low Power Dissipation: $I_{CC} = 4\mu A$ (Max) at $T_A = 25$ °C
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% \ V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2V to 3.6 V Operating Range
- Low Noise: VOLP = 1.2 V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; Machine Model > 200 V
- Chip Complexity: 124 FETs or 31 Equivalent Gates



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



SOIC-20 DW SUFFIX CASE 751D





TSSOP-20 DT SUFFIX CASE 948E







A = Assembly Location

WL = Wafer Lot

YY = Year A = Assembly Location

 $WW = Work Week \qquad WL = Wafer Lot$ Y = Year


WW = Work Week

A = Assembly Location

L = Wafer Lot Y = Year W = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC74LVX540DW	SOIC-20	38 Units/Rail
MC74LVX540DWR2	SOIC-20	1000 Units/Reel
MC74LVX540DT	TSSOP-20	75 Units/Rail
MC74LVX540DTR2	TSSOP-20	2500 Units/Reel
MC74LVX540M	SOIC EIAJ-20	40 Units/Rail
MC74LVX540MEL	SOIC EIAJ-20	2000 Units/Reel




PIN ASSIGNMENT

OE1	1•	20	v _{cc}
A1 [2	19	OE2
A2 [3	18	Y1
A3 [4	17	Y2
A4 [5	16	Y3
A5 [6	15	Y4
A6 [7	14	Y5
A7 [8	13	Y6
A8 [9	12	77
GND [10	11	Y8

FUNCTION TABLE

	Inputs	Output V	
OE1	OE2	Α	Output Y
L	L	L	Н
L	L	Н	L
Н	Х	Х	Z
Х	Н	Х	Z

IEC LOGIC DIAGRAM



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage	- 0.5 to + 7.0	V
V _{in}	DC Input Voltage	- 0.5 to + 7.0	V
V _{out}	DC Output Voltage	- 0.5 to V _{CC} + 0.5	V
ΙΙΚ	Input Diode Current	-20	mA
lok	Output Diode Current	± 20	mA
l _{out}	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, SOIC Packages TSSOP Package	1	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
VCC	DC Supply Voltage			3.6	V
V _{in}	DC Input Voltage	0	5.5	V	
V _{out}	DC Output Voltage	0	VCC	V	
TA	Operating Temperature, All Package Type	- 40	+ 85	°C	
t _r , t _f	Input Rise and Fall Time VCI (Figure 1)	$C = 3.3V \pm 0.3V$	0	100	ns/V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS

			VCC	T _A = 25°C			T _A = - 40	0 to 85°C	
Symbol	Parameter	Test Conditions	V	Min	Тур	Max	Min	Max	Unit
V _{IH}	Minimum High–Level Input Voltage		2.0 3.0 3.6	1.50 2.0 2.4			1.50 2.0 2.4		V
VIL	Maximum Low–Level Input Voltage		2.0 3.0 3.6			0.50 0.80 0.80		0.50 0.80 0.80	V
VOH	Minimum High-Level Output Voltage Vin = VIH or VIL	I _{OH} = - 50μA I _{OH} = - 50μA I _{OH} = - 4mA	2.0 3.0 3.0	1.9 2.9 2.58	2.0 3.0		1.9 2.9 2.48		V
VOL	Maximum Low-Level Output Voltage Vin = VIH or VIL	I _{OL} = 50μA I _{OL} = 50μA I _{OL} = 4mA	2.0 3.0 3.0		0.0 0.0	0.1 0.1 0.36		0.1 0.1 0.44	V

[†]Derating — SOIC Packages: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS

			v _{cc}	T _A = 25°C			T _A = - 40 to 85°C		
Symbol	Parameter	Test Conditions	v	Min	Тур	Max	Min	Max	Unit
lin	Maximum Input Leakage Current	V _{in} = 5.5V or GND	0 to 3.6			± 0.1		± 1.0	μА
loz	Maximum Three–State Leakage Current	V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	3.6			± 0.25		± 2.5	μА
ICC	Maximum Quiescent Supply Current	$V_{in} = V_{CC}$ or GND	3.6			4.0	-	40.0	μΑ

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ns}$)

					T _A = 25°C		T _A = -4	0 to 85°C	
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Unit
tPLH, tPHL	Maximum Propagation Delay, A to Y	V _{CC} = 2.7V	C _L = 15pF C _L = 50pF		6.2 8.5	11.3 14.9	1.0 1.0	13.5 17.0	ns
	(Figures 1 and 3)	$V_{CC} = 3.3 \pm 0.3 V$	C _L = 15pF C _L = 50pF		5.0 6.8	7.0 10.5	1.0 1.0	8.5 12.0	
t _{PZL} , t _{PZH}	Output Enable Time, OEn to Y	$V_{CC} = 2.7V$ $R_L = 1k\Omega$	$C_L = 15pF$ $C_L = 50pF$		9.5 11.2	13.8 17.3	1.0 1.0	16.5 20.0	ns
	(Figures 2 and 4)	$V_{CC} = 3.3 \pm 0.3V$ $R_L = 1k\Omega$	$C_L = 15pF$ $C_L = 50pF$		7.0 8.8	10.5 14.0	1.0 1.0	12.5 16.0	
^t PLZ [,] ^t PHZ	Output Disable Time, OEn to Y	$V_{CC} = 2.7V$ $R_L = 1k\Omega$	C _L = 50pF		9.8	17.9	1.0	20.0	ns
	(Figures 2 and 4)	$V_{CC} = 3.3 \pm 0.3V$ $R_{L} = 1k\Omega$	C _L = 50pF		8.7	15.4	1.0	17.5	
tOSLH, tOSHL	Output to Output Skew	V _{CC} = 2.7V (Note 1.)	C _L = 50pF			1.5		1.5	ns
		V _{CC} = 3.3 ± 0.3V (Note 1.)	C _L = 50pF			1.5		1.5	ns
C _{in}	Maximum Input Capacitance				4	10		10	pF
C _{out}	Maximum Three—State Output Capacitance (Output in High Impedance State)				6				pF

		Typical @ 25°C, V _{CC} = 5.0V	
C_{PD}	Power Dissipation Capacitance (Note 2.)	17	pF


^{1.} Parameter guaranteed by design. toslh = |tplhm - tplhn|, toshl = |tphlm - tphln|.

NOISE CHARACTERISTICS (Input $t_f = t_f = 3.0 \text{ns}$, $C_L = 50 \text{pF}$, $V_{CC} = 3.3 \text{V}$)


		T _A = 25°C		
Symbol	Parameter	Тур	Max	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.5	0.8	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	- 0.5	- 0.8	V
V _{IHD}	Minimum High Level Dynamic Input Voltage		2.0	V
V _{ILD}	Maximum Low Level Dynamic Input Voltage		0.8	V

^{2.} CpD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC} / 8$ (per bit). CpD is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.

SWITCHING WAVEFORMS



TEST CIRCUITS




*Includes all probe and jig capacitance

Figure 3.

*Includes all probe and jig capacitance

Figure 4.


INPUT EQUIVALENT CIRCUIT



PACKAGE DIMENSIONS

SOIC-20 **DW SUFFIX**

PLASTIC SOIC WIDE PACKAGE CASE 751D-05




NOTES:

- DIES.
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.150 (0.006) PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	12.65	12.95	0.499	0.510
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050	BSC
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0 °	7 °	0°	7°
Р	10.05	10.55	0.395 0.41	
R	0.25	0.75	0.010	0.029

TSSOP-20 **DT SUFFIX**

PLASTIC TSSOP PACKAGE CASE 948E-02 **ISSUE A**



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y 14.5M, 1982.

 CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15
- (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.


 5. DIMENSION K DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIMETERS INC			HES	
DIM	MIN	MAX	MIN	MAX	
Α	6.40	6.60	0.252	0.260	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026	BSC	
Н	0.27	0.37	0.011	0.015	
٦	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
Г	6.40	BSC	0.252 BSC		
М	0°	8°	0 °	80	


PACKAGE DIMENSIONS


SOIC EIAJ-20 M SUFFIX

PLASTIC SOIC EIAJ PACKAGE CASE 967-01 ISSUE O









- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15

 - OR PROTRUSIONS SHALL NOT EXCEED 0.15
 (0.006) PER SIDE.

 4. TERMINAL NUMBERS ARE SHOWN FOR
 REFERENCE ONLY.
 5. THE LEAD WIDTH DIMENSION (b) DOES NOT
 INCLUDE DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
 TOTAL IN EXCESS OF THE LEAD WIDTH
 DIMENSION AT MAXIMUM MATERIAL CONDITION.
 DAMPAGE ANNOT BE LOCATED ON THE LOWER DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE
 BETWEEN PROTRUSIONS AND ADJACENT LEAD
 TO BE 0.46 (0.018).

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
Α ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.18	0.27	0.007	0.011
D	12.35	12.80	0.486	0.504
Ε	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050 BSC	
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
L_F	1.10	1.50	0.043	0.059
M	0 °	10°	0 °	10°
Q_1	0.70	0.90	0.028	0.035
Z		0.81		0.032

are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular without during induction of the any products neighborhood any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time) Email: ONlit-german@hibbertco.com

Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (M-F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore: 001-800-4422-3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.