# Dual D Flip-Flop with Set and Reset with LSTTL Compatible Inputs


# **High-Performance Silicon-Gate CMOS**

The MC74HCT74A is identical in pinout to the LS74. This device may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

This device consists of two D flip-flops with individual Set, Reset, and Clock inputs. Information at a D-input is transferred to the corresponding  $\underline{Q}$  output on the next positive going edge of the clock input. Both Q and Q outputs are available from each flip-flop. The Set and Reset inputs are asynchronous.

- Output Drive Capability: 10 LSTTL Loads
- TTL NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 136 FETs or 34 Equivalent Gates

### **LOGIC DIAGRAM**



Design Criteria	Value	Units
Internal Gate Count*	34	ea.
Internal Gate Propagation Delay	1.5	ns
Internal Gate Power Dissipation	5.0	μW
Speed Power Product	.0075	рJ

<sup>\*</sup> Equivalent to a two-input NAND gate.

## MC74HCT74A



### N SUFFIX

PLASTIC PACKAGE CASE 646-06



### D SUFFIX

SOIC PACKAGE CASE 751A-03

### **ORDERING INFORMATION**

MC54HCTXXAJ Ceramic MC74HCTXXAN Plastic MC74HCTXXAD SOIC

### **PIN ASSIGNMENT**

٦			L
RESET 1	1 ●	14	□ v <sub>cc</sub>
DATA 1	2	13	RESET 2
CLOCK 1	3	12	DATA 2
SET 1	4	11	CLOCK 2
Q1 [	5	10	SET 2
Q1 [	6	9	] Q2
GND [	7	8	Q2

### **FUNCTION TABLE**

	Inpu	Out	puts			
Set	Reset	Clock	Data	Q	Q	
L	Н	Х	Χ	Н	L	
H	L	Χ	X	L	Н	
L	L	Χ	Χ	H*	H*	
Н	Н	_	Н	Н	L	
H	Н	$\mathcal{L}$	L	L	Н	
Н	Н	L	Χ	No Change		
Н	Н	Н	Χ	No Change		
Н	Н	~	Х		hange	

\*Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.



### **MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	- 1.5 to V <sub>CC</sub> + 1.5	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	- 0.5 to V <sub>CC</sub> + 0.5	V
l <sub>in</sub>	DC Input Current, per Pin	± 20	mA
l <sub>out</sub>	DC Output Current, per Pin	± 25	mA
ICC	DC Supply Current, V <sub>CC</sub> and GND Pins	± 50	mA
PD	Power Dissipation in Still Air Plastic DIP† SOIC Package†	750 500	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

SOIC Package: -7mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1)	0	500	ns

### DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	V <sub>CC</sub>	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out}  \le 20 \mu\text{A}$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
VIL	Maximum Low–Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out}  \le 20 \mu\text{A}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
VOH	Minimum High–Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 20 \mu\text{A}$	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 4.0 \text{ mA}$	4.5	3.98	3.84	3.7	
VOL	Maximum Low–Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 20 \mu\text{A}$	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 4.0 \text{ mA}$	4.5	0.26	0.33	0.4	
l <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND	5.5	± 0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V <sub>in</sub> = V <sub>CC</sub> or GND I <sub>out</sub> = 0 µA	5.5	2.0	20	80	μА

ΔlCC	Additional Quiescent Supply Current	V <sub>in</sub> = 2.4 V, Any One Input V <sub>in</sub> = V <sub>CC</sub> or GND, Other Inputs		≥ <b>–55</b> °C	25°C to 125°C	
	Current	$I_{\text{out}} = 0 \mu\text{A}$	5.5	2.9	2.4	mA

NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

MOTOROLA 2

 $<sup>^{\</sup>star}$  Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

<sup>†</sup>Derating — Plastic DIP: -10mW/°C from 65° to 125°C

### AC ELECTRICAL CHARACTERISTICS ( $V_{CC}$ = 5.0 V $\pm$ 10%, $C_L$ = 50 pF, Input $t_f$ = $t_f$ = 6.0 ns)

		G	Guaranteed Limit		
Symbol	Parameter	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
f <sub>max</sub>	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	30	24	20	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q or Q (Figures 1 and 4)	24	30	36	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Set or Reset to Q or Q (Figures 2 and 4)	24	30	36	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 1 and 4)	15	19	22	ns
C <sub>in</sub>	Maximum Input Capacitance	10	10	10	pF

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V		
$C_{PD}$	Power Dissipation Capacitance (Per Enabled Output)*	130	рF	

<sup>\*</sup> Used to determine the no–load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>. For load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

### **TIMING REQUIREMENTS** ( $V_{CC} = 5.0 \text{ V} \pm 10\%$ , $C_L = 50 \text{ pF}$ , Input $t_f = t_f = 6.0 \text{ ns}$ )

			Guaranteed Limit						
			– 55 to 25°C		≤ 85°C		≤ 125°C		
Symbol	Parameter	Fig.	Min	Max	Min	Max	Min	Max	Units
t <sub>su</sub>	Minimum Setup Time, Data to Clock	3	15		19		22		ns
th	Minimum Hold Time, Clock to Data	3	3		3		3		ns
t <sub>rec</sub>	Minimum Recovery Time, Set or Reset Inactive to Clock	2	6		8		9		ns
t <sub>W</sub>	Minimum Pulse Width, Clock	1	15		19		22		ns
t <sub>W</sub>	Minimum Pulse Width, Set or Reset	2	15		19		22		ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times	1		500		500		500	ns

MOTOROLA

### **SWITCHING WAVEFORMS**




Figure 1.




Figure 2.






Figure 3.



\* Includes all probe and jig capacitance


Figure 4.



MOTOROLA

### **OUTLINE DIMENSIONS**


# N SUFFIX PLASTIC DIP PACKAGE CASE 646-06 ISSUE L B O T T T T T T T T T T



### NOTES:

- LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEI
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- 4. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.715	0.770	18.16	19.56	
В	0.240	0.260	6.10	6.60	
С	0.145	0.185	3.69	4.69	
D	0.015	0.021	21 0.38	0.38	0.53
F	0.040	0.070	1.02	1.78	
G	0.100	BSC	2.54	BSC	
Н	0.052	0.095	1.32	2.41	
J	0.008	0.015	0.20	0.38	
K	0.115	0.115   0.135   2	2.92	3.43	
L	0.300	BSC	7.62	BSC	
М	0°	10°	0°	10°	
N	0.015	0.039	0.39	1.01	



### NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

**USA/EUROPE**: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com –TOUCHTONE (602) 244–6609 INTERNET: http://Design\_NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

**HONG KONG**: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC74HCT74A/D