# **Octal 3-State Noninverting Transparent Latch with LSTTL Compatible Inputs**

**High-Performance Silicon-Gate CMOS** 

The MC74HCT573A is identical in pinout to the LS573. This device may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.

These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. When Latch Enable goes low, data meeting the setup and hold times becomes latched.


The Output Enable input does not affect the state of the latches, but when Output Enable is high, all device outputs are forced to the high-impedance state. Thus, data may be latched even when the outputs are not enabled.

The HCT573A is identical in function to the HCT373A but has the Data Inputs on the opposite side of the package from the outputs to facilitate PC board layout.

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 10 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 234 FETs or 58.5 Equivalent Gates
  - Improved Propagation Delays
  - 50% Lower Quiescent Power



http://onsemi.com




# ORDERING INFORMATION

| Device          | Package   | Shipping    |
|-----------------|-----------|-------------|
| MC74HCT573AN    | PDIP-20   | 1440 / Box  |
| MC74HCT573ADW   | SOIC-WIDE | 38 / Rail   |
| MC74HCT573ADWR2 | SOIC-WIDE | 1000 / Reel |
| MC74HCT573ADT   | TSSOP-20  | 75 / Rail   |
| MC74HCT573ADTR2 | TSSOP-20  | 2500 / Reel |

MC74HCT573A/D

# **LOGIC DIAGRAM**



# **PIN ASSIGNMENT**

|          |    |    | _                 |
|----------|----|----|-------------------|
| OUTPUT C | 1• | 20 | □ v <sub>cc</sub> |
| D0 [     | 2  | 19 | D 00              |
| D1 [     | 3  | 18 | <b>Q</b> 1        |
| D2 [     | 4  | 17 | ] Q2              |
| D3 [     | 5  | 16 | <b>Q</b> 3        |
| D4 [     | 6  | 15 | <b>Q</b> 4        |
| D5 [     | 7  | 14 | <b>Q</b> 5        |
| D6 [     | 8  | 13 | ] Q6              |
| D7 [     | 9  | 12 | <b>Q</b> 7        |
| GND [    | 10 | 11 | LATCH<br>ENABLE   |

# **FUNCTION TABLE**

|                  | Output          |   |           |
|------------------|-----------------|---|-----------|
| Output<br>Enable | Latch<br>Enable | D | Q         |
| L                | Н               | Н | Н         |
| L                | Н               | L | L         |
| L                | L               | X | No Change |
| Н                | Χ               | Х | Z         |

X = Don't CareZ = High Impedance

| Design Criteria                 | Value  | Units |
|---------------------------------|--------|-------|
| Internal Gate Count*            | 58.5   | ea    |
| Internal Gate Propagation Delay | 1.5    | ns    |
| Internal Gate Power Dissipation | 5.0    | μW    |
| Speed Power Product             | 0.0075 | рЈ    |

<sup>\*</sup>Equivalent to a two-input NAND gate.

#### **MAXIMUM RATINGS\***

| Symbol           | Parameter   | Value                         | Unit |
|------------------|---|-------------------------------|------|
| VCC              | DC Supply Voltage (Referenced to GND)   | - 0.5 to + 7.0                | V    |
| V <sub>in</sub>  | DC Input Voltage (Referenced to GND)  | -0.5 to V <sub>CC</sub> + 0.5 | V    |
| V <sub>out</sub> | DC Output Voltage (Referenced to GND)   | -0.5 to V <sub>CC</sub> + 0.5 | V    |
| l <sub>in</sub>  | DC Input Current, per Pin   | ± 20                          | mA   |
| l <sub>out</sub> | DC Output Current, per Pin  | ± 25                          | mA   |
| ICC              | DC Supply Current, V <sub>CC</sub> and GND Pins   | ± 50                          | mA   |
| PD               | Power Dissipation in Still Air Plastic DIP† SOIC Package† TSSOP Package†                | 750<br>500<br>450             | mW   |
| T <sub>stg</sub> | Storage Temperature   | - 65 to + 150                 | °C   |
| TL               | Lead Temperature, 1 mm from Case for 10 Seconds<br>(Plastic DIP, TSSOP or SOIC Package) | 260                           | °C   |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

SOIC Package: -7 mW/°C from  $65^{\circ}$  to  $125^{\circ}C$ 

TSSOP Package: -6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

#### **RECOMMENDED OPERATING CONDITIONS**

| Symbol                             | Parameter  | Min  | Max   | Unit |
|------------------------------------|--|------|-------|------|
| VCC                                | DC Supply Voltage (Referenced to GND)                | 4.5  | 5.5   | V    |
| V <sub>in</sub> , V <sub>out</sub> | DC Input Voltage, Output Voltage (Referenced to GND) | 0    | Vcc   | V    |
| TA                                 | Operating Temperature, All Package Types             | - 55 | + 125 | °C   |
| t <sub>r</sub> , t <sub>f</sub>    | Input Rise and Fall Time (Figure 1)                  | 0    | 500   | ns   |

#### DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

|                 |   |   |                 | Guaranteed Limit       |            |            |      |
|-----------------|---|---|-----------------|------------------------|------------|------------|------|
| Symbol          | Parameter   | Test Conditions   | v <sub>CC</sub> | – 55 to<br>25°C        | ≤ 85°C     | ≤ 125°C    | Unit |
| VIH             | Minimum High-Level Input<br>Voltage               | $V_{out} = 0.1 \text{ V or V}_{CC} - 0.1 \text{ V}$<br>$ I_{out}  \le 20  \mu\text{A}$  | 4.5<br>5.5      | 2.0<br>2.0             | 2.0<br>2.0 | 2.0<br>2.0 | V    |
| VIL             | Maximum Low-Level Input<br>Voltage                | $V_{Out} = 0.1 \text{ V or V}_{CC} - 0.1 \text{ V}$<br>$ I_{Out}  \le 20 \mu\text{A}$   | 4.5<br>5.5      | 0.8<br>0.8             | 0.8<br>0.8 | 0.8<br>0.8 | V    |
| VOH             | Minimum High-Level Output<br>Voltage              | $V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$<br>$ I_{\text{out}}  \le 20 \mu\text{A}$                            | 4.5<br>5.5      | 4.4<br>5.4             | 4.4<br>5.4 | 4.4<br>5.4 | V    |
|                 |   | $V_{in} = V_{IH} \text{ or } V_{IL}$<br>$ I_{out}  \le 6.0 \text{ mA}$  | 4.5             | 3.98                   | 3.84       | 3.7        |      |
| VOL             | Maximum Low–Level Output<br>Voltage               | $V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$<br>$ I_{\text{out}}  \le 20 \mu\text{A}$                            | 4.5<br>5.5      | 0.1<br>0.1             | 0.1<br>0.1 | 0.1<br>0.1 | V    |
|                 |   | $V_{in} = V_{IH} \text{ or } V_{IL}$<br>$ I_{out}  \le 6.0 \text{ mA}$  | 4.5             | 0.26                   | 0.33       | 0.4        |      |
| l <sub>in</sub> | Maximum Input Leakage Current                     | V <sub>in</sub> = V <sub>CC</sub> or GND  | 5.5             | ± 0.1                  | ± 1.0      | ± 1.0      | μΑ   |
| loz             | Maximum Three–State<br>Leakage Current            | Output in High–Impedance State V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> V <sub>out</sub> = V <sub>CC</sub> or GND | 5.5             | ± 0.5                  | ± 5.0      | ± 10       | μΑ   |
| lcc             | Maximum Quiescent Supply<br>Current (per Package) | $V_{in} = V_{CC} \text{ or GND}$<br>$I_{out} \leq 0 \mu A$  | 5.5             | 4.0                    | 40         | 160        | μΑ   |
| ΔlCC            | Additional Quiescent Supply<br>Current            | V <sub>in</sub> = 2.4 V, Any One Input<br>V <sub>in</sub> = V <sub>CC</sub> or GND, Other Inputs                              |                 | ≥ – 55°C 25°C to 125°C |            | 125°C      |      |
|                 | Current   | $I_{\text{out}} = 0 \mu\text{A}$  | 5.5             | 2.9                    | 2          | .4         | mA   |

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur.

# AC ELECTRICAL CHARACTERISTICS (V $_{CC}$ = 5.0 V $\pm$ 10%, C $_{L}$ = 50 pF, Input t $_{r}$ = t $_{f}$ = 6.0 ns)

|                                       | Guaranteed Limit  |                 | nit    |         |      |
|---------------------------------------|---|-----------------|--------|---------|------|
| Symbol                                | Parameter   | – 55 to<br>25°C | ≤ 85°C | ≤ 125°C | Unit |
| tPLH,<br>tPHL                         | Maximum Propagation Delay, Input D to Output Q (Figures 1 and 5)        | 30              | 38     | 45      | ns   |
| <sup>t</sup> PLH<br><sup>t</sup> PHL  | Maximum Propagation Delay, Latch Enable to Q (Figures 2 and 5)          | 30              | 38     | 45      | ns   |
| T <sub>PLZ,</sub><br>T <sub>PHZ</sub> | Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)         | 28              | 35     | 42      | ns   |
| <sup>t</sup> TZL,<br><sup>t</sup> TZH | Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)         | 28              | 35     | 42      | ns   |
| tTLH,<br>tTHL                         | Maximum Output Transition Time, any Output (Figures 1 and 5)            | 12              | 15     | 18      | ns   |
| C <sub>in</sub>                       | Maximum Input Capacitance   | 10              | 10     | 10      | pF   |
| C <sub>out</sub>                      | Maximum Three–State Output Capacitance (Output in High–Impedance State) | 15              | 15     | 15      | pF   |

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

| ſ |          |   | Typical @ 25°C, V <sub>CC</sub> = 5.0 V |    |
|---|----------|---|---|----|
|   | $C_{PD}$ | Power Dissipation Capacitance (Per Enabled Output)* | 48                                      | pF |

<sup>\*</sup> Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$ . For load considerations, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

# **TIMING REQUIREMENTS** ( $V_{CC} = 5.0 \text{ V} \pm 10\%$ , $C_L = 50 \text{ pF}$ , Input $t_f = t_f = 6.0 \text{ ns}$ )

|                                 |   |      | G            |     | Guaranteed Limit |     |      |      |      |
|---------------------------------|---|------|--------------|-----|------------------|-----|------|------|------|
|                                 |   |      | – 55 to 25°C |     | ≤ 8              | 5°C | ≤ 12 | 25°C |      |
| Symbol                          | Parameter                                   | Fig. | Min          | Max | Min              | Max | Min  | Max  | Unit |
| t <sub>su</sub>                 | Minimum Setup Time, Input D to Latch Enable | 4    | 10           |     | 13               |     | 15   |      | ns   |
| th                              | Minimum Hold Time, Latch Enable to Input D  | 4    | 5.0          |     | 5.0              |     | 5.0  |      | ns   |
| t <sub>W</sub>                  | Minimum Pulse Width, Latch Enable           | 2    | 15           |     | 19               |     | 22   |      | ns   |
| t <sub>r</sub> , t <sub>f</sub> | Maximum Input Rise and Fall Times           | 1    |              | 500 |                  | 500 |      | 500  | ns   |

# **SWITCHING WAVEFORMS**




Figure 1.




Figure 2.




Figure 3.






Figure 4.


**EXPANDED LOGIC DIAGRAM** 



\*Includes all probe and jig capacitance

Figure 5. Test Circuit






\*Includes all probe and jig capacitance

Figure 6. Test Circuit

# **PACKAGE DIMENSIONS**



#### NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 1 14.3W, 1702.

  CONTROLLING DIMENSION: INCH.

  DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIMENSION B DOES NOT INCLUDE MOLD

|     | INCHES    |           | MILLIN   | IETERS |  |
|-----|-----------|-----------|----------|--------|--|
| DIM | MIN       | MAX       | MIN      | MAX    |  |
| Α   | 1.010     | 1.070     | 25.66    | 27.17  |  |
| В   | 0.240     | 0.260     | 6.10     | 6.60   |  |
| С   | 0.150     | 0.180     | 3.81     | 4.57   |  |
| D   | 0.015     | 0.022     | 0.39     | 0.55   |  |
| Ε   | 0.050     | BSC       | 1.27 BSC |        |  |
| F   | 0.050     | 0.070     | 1.27     | 1.77   |  |
| G   | 0.100     | 0.100 BSC |          | BSC    |  |
| J   | 0.008     | 0.015     | 0.21     | 0.38   |  |
| K   | 0.110     | 0.140     | 2.80     | 3.55   |  |
| L   | 0.300 BSC |           | 7.62     | BSC    |  |
| M   | 0 °       | 15°       | 0°       | 15°    |  |
| N   | 0.020     | 0.040     | 0.51     | 1.01   |  |

#### SO-20 **DW SUFFIX** CASE 751D-05 ISSUE F



- NOTES:
  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.

- PER ASME 174-5M, 1994.


  DIMENSIONS D AND E DO NOT INCLUDE MOLD
  PROTRUSION.

  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  DIMENSION B DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

|     | MILLIMETERS |       |  |  |
|-----|-------------|-------|--|--|
| DIM | MIN         | MAX   |  |  |
| Α   | 2.35        | 2.65  |  |  |
| A1  | 0.10        | 0.25  |  |  |
| В   | 0.35        | 0.49  |  |  |
| С   | 0.23        | 0.32  |  |  |
| D   | 12.65       | 12.95 |  |  |
| Ε   | 7.40        | 7.60  |  |  |
| е   | 1.27        | BSC   |  |  |
| Н   | 10.05       | 10.55 |  |  |
| h   | 0.25        | 0.75  |  |  |
| L   | 0.50        | 0.90  |  |  |
| θ   | 0 °         | 7 °   |  |  |
|     |             |       |  |  |

# **PACKAGE DIMENSIONS**

# TSSOP-20 **DT SUFFIX**



<u>0.100 (0.004)</u> -T- SEATING PLANE

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
  6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
  7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W.

|     | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
| DIM | MIN         | MAX  | MIN       | MAX   |
| Α   | 6.40        | 6.60 | 0.252     | 0.260 |
| В   | 4.30        | 4.50 | 0.169     | 0.177 |
| С   |             | 1.20 |           | 0.047 |
| D   | 0.05        | 0.15 | 0.002     | 0.006 |
| F   | 0.50        | 0.75 | 0.020     | 0.030 |
| G   | 0.65 BSC    |      | 0.026 BSC |       |
| Н   | 0.27        | 0.37 | 0.011     | 0.015 |
| J   | 0.09        | 0.20 | 0.004     | 0.008 |
| J1  | 0.09        | 0.16 | 0.004     | 0.006 |
| K   | 0.19        | 0.30 | 0.007     | 0.012 |
| K1  | 0.19        | 0.25 | 0.007     | 0.010 |
| L   | 6.40 BSC    |      | 0.252 BSC |       |
| M   | 0°          | 8°   | 0°        | 8°    |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

**English Phone**: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, England, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

**Phone**: 81–3–5740–2745 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.