# **Dual Precision Monostable Multivibrator** (Retriggerable, Resettable)

The MC74HC4538A is identical in pinout to the MC14538B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This dual monostable multivibrator may be triggered by either the positive or the negative edge of an input pulse, and produces a precision output pulse over a wide range of pulse widths. Because the device has conditioned trigger inputs, there are no trigger-input rise and fall time restrictions. The output pulse width is determined by the external timing components,  $R_X$  and  $C_X$ . The device has a reset function which forces the Q output low and the  $\overline{Q}$  output high, regardless of the state of the output pulse circuitry.

- Unlimited Rise and Fall Times Allowed on the Trigger Inputs
- Output Pulse is Independent of the Trigger Pulse Width
- $\pm$  10% Guaranteed Pulse Width Variation from Part to Part (Using the Same Test Jig)
- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 3.0 to 6.0 V
- Low Input Current: 1.0 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 145 FETs or 36 Equivalent Gates





## **ON Semiconductor**

http://onsemi.com



- WL = Wafer Lot
- YY = Year
- WW = Work Week

#### **PIN ASSIGNMENT**

			-
GND E	1•	16	□ v <sub>cc</sub>
Cχ1/Rχ1 [	2	15	] GND
RESET 1	3	14	Cχ2/Rχ2
A1 🛙	4	13	RESET 2
B1 [	5	12	] A2
Q1 🛙	6	11	D B2
<u>Q1</u>	7	10	<b>]</b> Q2
gnd E	8	9	D 02

#### **FUNCTION TABLE**

	Inputs	Outputs			
Reset	Α	В	Q Q		
H	ے۔	н	Л	Т	
H	۲	~		Т	
H	X	L		ggered	
H	H	X		ggered	
H	L,H,∼	Н		ggered	
H	L	L,H, <i>_/</i> _		ggered	
L	X	X	L	H	
\	X	X	Not Tri	ggered	

#### **ORDERING INFORMATION**

Device	Package	Shipping
MC74HC4538AN	PDIP-16	2000 / Box
MC74HC4538AD	SOIC-16	48 / Rail
MC74HC4538ADR2	SOIC-16	2500 / Reel

## MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	– 0.5 to + 7.0	V
Vin	DC Input Voltage (Referenced to GND)	– 1.5 to V <sub>CC</sub> + 1.5	V
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	
lin	DC Input Current, per Pin A, B, Reset $C_X$ , $R_X$	$\begin{array}{c} \pm \ 20 \\ \pm \ 30 \end{array}$	mA
l <sub>out</sub>	DC Output Current, per Pin	± 25	mA
ICC	DC Supply Current, $V_{CC}$ and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic DIP† SOIC Package†	750 500	mW
T <sub>stg</sub>	Storage Temperature	– 65 to + 150	°C
т∟	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C

SOIC Package: – 7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit	
VCC	DC Supply Voltage (Referenced to GND)	3.0**	6.0	V	
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced t	0	VCC	V	
TA	Operating Temperature, All Package Types	- 55	+ 125	°C	
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 7)	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V	0 0 0	1000 500 400	ns
	A or B (Figure 5)		_	No Limit	
R <sub>X</sub>	External Timing Resistor	$\begin{array}{l} V_{CC} < 4.5 \ V \\ V_{CC} \geq \ 4.5 \ V \end{array}$	1.0 2.0	*	kΩ
C <sub>X</sub>	External Timing Capacitor		0	*	μF

\* The maximum allowable values of  $R_x$  and  $C_x$  are a function of the leakage of capacitor  $C_x$ , the leakage of the HC4538A, and leakage due to board layout and surface resistance. For most applications,  $C_x/R_x$  should be limited to a maximum value of 10  $\mu$ F/1.0 M $\Omega$ . Values of  $C_x$ > 1.0  $\mu$ F may cause a problem during power down (see Power Down Considerations). Susceptibility to externally induced noise signals may occur for  $R_x > 1.0 M\Omega$ .

\*\* The HC4538A will function at 2.0 V but for optimum pulse width stability, V<sub>CC</sub> should be above 3.0 V.

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

## DC CHARACTERISTICS FOR THE MC54/74HC4538A

				Guaranteed Limits						
			Vcc	- 55 to 25°C ≤ 85°C		≤ <b>1</b> 2	25°C			
Symbol	Parameter	Test Conditions	Volts	Min	Max	Min	Max	Min	Max	Unit
VIH	Minimum High–Level Input Voltage	$\begin{array}{l} V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  \leq 20 \ \mu\text{A} \end{array}$	2.0 4.5 6.0	1.5 3.15 4.2		1.5 3.15 4.2		1.5 3.15 4.2		V
VIL	Maximum Low–Level Input Voltage	$\begin{array}{l} V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  \leq 20 \ \mu\text{A} \end{array}$	2.0 4.5 6.0		0.5 1.35 1.8		0.5 1.35 1.8		0.5 1.35 1.8	V
VOH	Minimum High–Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 20 \ \mu A$	2.0 4.5 6.0	1.9 4.4 5.9		1.9 4.4 5.9		1.9 4.4 5.9		V
		$ \begin{array}{l} V_{in} = V_{IH} \text{ or } V_{IL} \\  I_{out}  \leq -4.0 \text{ mA} \\  I_{out}  \leq -5.2 \text{ mA} \end{array} $	4.5 6.0	3.98 5.48		3.84 5.34		3.7 5.2		
V <sub>OL</sub>	Maximum Low–Level Output Voltage	$ \begin{array}{l} V_{in} = V_{IH} \text{ or } V_{IL} \\  I_{out}  \leq 20 \ \mu A \end{array} $	2.0 4.5 6.0		0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
		$\begin{array}{l} V_{in} = V_{IH} \text{ or } V_{IL} \\  I_{out}   \leq  4.0 \text{ mA} \\  I_{out}   \leq  5.2 \text{ mA} \end{array}$	4.5 6.0		0.26 0.26		0.33 0.33		0.4 0.4	
l <sub>in</sub>	Maximum Input Leakage Current (A, B, Reset)	V <sub>in</sub> = V <sub>CC</sub> or GND	6.0		± 0.1		± 1.0		± 1.0	μΑ
l <sub>in</sub>	Maximum Input Leakage Current (R <sub>X</sub> , C <sub>X</sub> )	V <sub>in</sub> = V <sub>CC</sub> or GND	6.0		± 50		± 500		± 500	nA
ICC	Maximum Quiescent Supply Current (per package) Standby State	$V_{in} = V_{CC}$ or GND Q1 and Q2 = Low $I_{out} = 0 \mu A$	6.0		130		220		350	μA
ICC	Maximum Supply Current (her hackage)	$V_{in} = V_{CC} \text{ or GND}$ Q1 and Q2 = High $I_{out} = 0 \ \mu A$		25	°C		°C to °C		°C to 5°C	
	Active State	Pins 2 and 14 = $0.5 V_{CC}$	6.0		400		600		800	μA

AC CHARACTERISTICS FOR THE MC54/74HC4538A (C	$C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6.0 \text{ ns}$ )
--	--

			Guaranteed Limits						
		Vcc	– 55 to 25°C				≤ 12	≤ 125°C	
Symbol	Parameter	Volts	Min	Max	Min	Max	Min	Max	Unit
<sup>t</sup> PLH	Maximum Propagation Delay Input A or B to Q (Figures 6 and 8)	2.0 4.5 6.0		175 35 30		220 44 37		265 53 45	ns
<sup>t</sup> PHL	Maximum Propagation Delay Input A or B to NQ (Figures 6 and 8)	2.0 4.5 6.0		195 39 33		245 49 42		295 59 50	ns
<sup>t</sup> PHL	Maximum Propagation Delay Reset to Q (Figures 7 and 8)	2.0 4.5 6.0		175 35 30		220 44 37		265 53 45	ns
<sup>t</sup> PLH	Maximum Propagation Delay Reset to NQ (Figures 7 and 8)	2.0 4.5 6.0		175 35 30		220 44 37		265 53 45	ns
<sup>t</sup> TLH <sup>t</sup> THL	Maximum Output Transition Time, Any Output (Figures 7 and 8)	2.0 4.5 6.0		75 15 13		95 19 16		110 22 19	ns
C <sub>in</sub>	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	-		10 25		10 25		10 25	pF

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

C <sub>PD</sub> Power Dissipation Capacitance (Per Multivibrator)* 150	pF

\* Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ . For load considerations, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

## TIMING CHARACTERISTICS FOR THE MC54/74HC4538A (Input $t_f = t_f = 6.0 \text{ ns}$ )

			Guaranteed Limits						
		Vcc	-	5 to °C	≤ <b>8</b>	≤ 85°C ≤ 125°		25°C	
Symbol	Parameter	Volts	Min	Max	Min	Max	Min	Max	Unit
t <sub>rec</sub>	Minimum Recovery Time, Inactive to A or B (Figure 7)	2.0 4.5 6.0	0 0 0		0 0 0		0 0 0		ns
t <sub>W</sub>	Minimum Pulse Width, Input A or B (Figure 6)	2.0 4.5 6.0	60 12 10		75 15 13		90 18 15		ns
t <sub>w</sub>	Minimum Pulse Width, Reset (Figure 7)	2.0 4.5 6.0	60 12 10		75 15 13		90 18 15		ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times, Reset (Figure 7)	2.0 4.5 6.0		1000 500 400		1000 500 400		1000 500 400	ns
	A or B (Figure 7)	2.0 4.5 6.0		-	No l	_imit	-	-	

#### **OUTPUT PULSE WIDTH CHARACTERISTICS** ( $C_L = 50 \text{ pF}$ )t

		Conditions		Guar		Guaranteed Limits																						
			Vcc	– 55 to 25°C																				≤ 85°C		≤ 125°C		
Symbol	Parameter	Timing Components	Volts	Min	Max	Min	Max	Min	Мах	Unit																		
τ	Output Pulse Width* (Figures 6 and 8)	$R_X$ = 10 kΩ, $C_X$ = 0.1 μF	5.0	0.63	0.77	0.6	0.8	0.59	0.81	ms																		
_	Pulse Width Match Between Circuits in the same Package	_	-		-	±ξ	5.0	-	-	%																		
—	Pulse Width Match Variation (Part to Part)	_	-	- ±10			%																					

\*For output pulse widths greater than 100  $\mu$ s, typically  $\tau = kR_XC_X$ , where the value of k may be found in Figure 1.





Figure 2. Output Pulse Width versus Timing Capacitance











Figure 5. Normalized Output Pulse Width versus Power Supply Voltage

## SWITCHING WAVEFORMS



Figure 8. Test Circuit

## **PIN DESCRIPTIONS**

## INPUTS

## A1, A2 (Pins 4, 12)

Positive–edge trigger inputs. A rising–edge signal on either of these pins triggers the corresponding multivibrator when there is a high level on the B1 or B2 input.

## B1, B2 (Pins 5, 11)

Negative–edge trigger inputs. A falling–edge signal on either of these pins triggers the corresponding multivibrator when there is a low level on the A1 or A2 input.

## Reset 1, Reset 2 (Pins 3, 13)

Reset inputs (active low). When a low level is applied to one of these pins, the Q output of the corresponding multivibrator is reset to a low level and the  $\overline{Q}$  output is set to a high level.

## $C\chi 1/R\chi 1$ and $C\chi 2/R\chi 2$ (Pins 2 and 14)

External timing components. These pins are tied to the common points of the external timing resistors and

capacitors (see the Block Diagram). Polystyrene capacitors are recommended for optimum pulse width control. Electrolytic capacitors are not recommended due to high leakages associated with these type capacitors.

## GND (Pins 1 and 15)

External ground. The external timing capacitors discharge to ground through these pins.

#### OUTPUTS Q1, Q2 (Pins 6, 10)

Noninverted monostable outputs. These pins (normally low) pulse high when the multivibrator is triggered at either the A or the B input. The width of the pulse is determined by the external timing components,  $R_X$  and  $C_X$ .

## Q1, Q2 (Pins 7, 9)

Inverted monostable outputs. These pins (normally high) pulse low when the multivibrator is triggered at either the A or the B input. These outputs are the inverse of Q1 and Q2.



Figure 9.

## **CIRCUIT OPERATION**

Figure 12 shows the HC4538A configured in the retriggerable mode. Briefly, the device operates as follows (refer to Figure 10): In the quiescent state, the external timing capacitor,  $C_X$ , is charged to  $V_{CC}$ . When a trigger occurs, the Q output goes high and  $C_X$  discharges quickly to the lower reference voltage ( $V_{ref}$  Lower  $\approx 1/3$  V<sub>CC</sub>).  $C_X$  then charges, through  $R_X$ , back up to the upper reference voltage ( $V_{ref}$  Upper  $\approx 2/3$  V<sub>CC</sub>), at which point the one-shot has timed out and the Q output goes low.

The following, more detailed description of the circuit operation refers to both the logic detail (Figure 9) and the timing diagram (Figure 10).

#### QUIESCENT STATE

In the quiescent state, before an input trigger appears, the output latch is high and the reset latch is high (#1 in Figure 10). Thus the Q output (pin 6 or 10) of the monostable multivibrator is low (#2, Figure 10).

The output of the trigger–control circuit is low (#3), and transistors M1, M2, and M3 are turned off. The external timing capacitor,  $C_x$ , is charged to  $V_{CC}$  (#4), and both the upper and lower reference circuit has a low output (#5).

In addition, the output of the trigger–control reset circuit is low.

#### TRIGGER OPERATION

The HC4538A is triggered by either a rising–edge signal at input A (#7) or a falling–edge signal at input B (#8), with the unused trigger input and the Reset input held at the voltage levels shown in the Function Table. Either trigger signal will cause the output of the trigger–control circuit to go high (#9).

The trigger–control circuit going high simultaneously initiates two events. First, the output latch goes low, thus taking the Q output of the HC4538A to a high state (#10). Second, transistor M3 is turned on, which allows the external timing capacitor,  $C_X$ , to rapidly discharge toward ground (#11). (Note that the voltage across  $C_X$  appears at the input of both the upper and lower reference circuit comparator).

When  $C_x$  discharges to the reference voltage of the lower reference circuit (#12), the outputs of both reference circuits will be high (#13). The trigger–control reset circuit goes high, resetting the trigger–control circuit flip–flop to a low state (#14). This turns transistor M3 off again, allowing  $C_x$ to begin to charge back up toward V<sub>CC</sub>, with a time constant  $t=R_xC_x$  (#15). Once the voltage across  $C_x$  charges to above the lower reference voltage, the lower reference circuit will go low allowing the monostable multivibrator to be retriggered.



When  $C_x$  charges up to the reference voltage of the upper reference circuit (#17), the output of the upper reference circuit goes low (#18). This causes the output latch to toggle, taking the Q output of the HC4538A to a low state (#19), and completing the time–out cycle.

#### **POWER-DOWN CONSIDERATIONS**

Large values of  $C_x$  may cause problems when powering down the HC4538A because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor may discharge from V<sub>CC</sub> through the input protection diodes at pin 2 or pin 14. Current through the protection diodes must be limited to 30 mA; therefore, the turn–off time of the V<sub>CC</sub> power supply must not be faster than  $t = V_{CC} \cdot C_x / (30 \text{ mA})$ . For example, if V<sub>CC</sub> = 5.0 V and C<sub>x</sub> = 15 µF, the V<sub>CC</sub> supply must turn off no faster than  $t = (5.0 \text{ V}) \cdot (15 \mu \text{F}) / 30 \text{ mA} = 2.5 \text{ ms}$ . This is usually not a problem because power supplies are heavily filtered and cannot discharge at this rate.

When a more rapid decrease of V<sub>CC</sub> to zero volts occurs, the HC4538A may sustain damage. To avoid this possibility, use an external damping diode,  $D_X$ , connected as shown in Figure 11. Best results can be achieved if diode  $D_X$  is chosen to be a germanium or Schottky type diode able to withstand large current surges.

#### **RESET AND POWER ON RESET OPERATION**

A low voltage applied to the Reset pin always forces the Q output of the HC4538A to a low state.

The timing diagram illustrates the case in which reset occurs (#20) while  $C_X$  is charging up toward the reference voltage of the upper reference circuit (#21). When a reset

occurs, the output of the reset latch goes low (#22), turning on transistor M1. Thus  $C_X$  is allowed to quickly charge up to  $V_{CC}$  (#23) to await the next trigger signal.

On power up of the HC4538A the power–on reset circuit will be high causing a reset condition. This will prevent the trigger–control circuit from accepting a trigger input during this state. The HC4538A's Q outputs are low and the  $\overline{Q}$  not outputs are high.

#### **RETRIGGER OPERATION**

When used in the retriggerable mode (Figure 12), the HC4538A may be retriggered during timing out of the output pulse at any time after the trigger–control circuit flip–flop has been reset (#24), and the voltage across  $C_X$  is above the lower reference voltage. As long as the  $C_X$  voltage is below the lower reference voltage, the reset of the flip–flop is high, disabling any trigger pulse. This prevents M3 from turning on during this period resulting in an output pulse width that is predictable.

The amount of undershoot voltage on  $R_XC_X$  during the trigger mode is a function of loop delay, M3 conductivity, and V<sub>DD</sub>. Minimum retrigger time, trr (Figure 7), is a function of 1) time to discharge  $R_XC_X$  from V<sub>DD</sub> to lower reference

voltage( $T_{discharge}$ );2)loopdelay( $T_{delay}$ );3)timetocharge  $R_X C_X$  from the undershoot voltage back to the lower reference voltage ( $T_{charge}$ ).

Figure 13 shows the device configured in the non-retriggerable mode.

For additional information, please see Application Note (AN1558/D) titled *Characterization of Retrigger Time in the HC4538A Dual Precision Monstable Multivibrator.* 



Figure 11. Discharge Protection During Power Down

## **TYPICAL APPLICATIONS**











Figure 13. Non-retriggerable Monostable Circuitry



Figure 14. Connection of Unused Section



#### PACKAGE DIMENSIONS



#### NOTES

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.

DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

DIMENSION B DOES NOT INCLUDE MOLD FLASH.

ROUNDED CORNERS OPTIONAL. 5

	INCHES MILLI			IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.070	1.02	1.77
G	0.	100 BSC	2	.54 BSC
Н	0.	050 BSC	1	.27 BSC
J	0.008	0.015	0.21	0.38
К	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
М	0°	10°	0°	10°
S	0.020	0.040	0.51	1.01

NOTES

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

CONTROLLING DIMENSION: MILLIMETER. DIMENSIONS A AND B DO NOT INCLUDE 3.

MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006) 4. PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR 5.

PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
К	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes **ON Semiconductor** and we are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes withoutfurther notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or doord mean such unintended or unauthorized analization. Buver shall indemnify and hold death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time) Email: ONlit-german@hibbertco.com

- Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time) French Email: ONlit-french@hibbertco.com
- English Phone: (+1) 303-308-7142 (M-F 12:00pm to 5:00pm UK Time) Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781 \*Available from Germany, France, Italy, England, Ireland

#### **CENTRAL/SOUTH AMERICA:**

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549 Phone: 81-3-5740-2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.