# Quad Analog Switch/ Multiplexer/Demultiplexer

# **High-Performance Silicon-Gate CMOS**


The MC54/74HC4066 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF–channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power–supply range (from  $V_{CC}$  to GND).

The HC4066 is identical in pinout to the metal–gate CMOS MC14016 and MC14066. Each device has four independent switches. The device has been designed so that the ON resistances ( $R_{ON}$ ) are much more linear over input voltage than  $R_{ON}$  of metal–gate CMOS analog switches.


This device is identical in both function and pinout to the HC4016. The ON/OFF control inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. For analog switches with voltage–level translators, see the HC4316.


- · Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Wide Power–Supply Voltage Range (V<sub>CC</sub> GND) = 2.0 to 12.0 Volts
- Analog Input Voltage Range (VCC GND) = 2.0 to 12.0 Volts
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066 or HC4016
- Low Noise
- Chip Complexity: 44 FETs or 11 Equivalent Gates

#### **LOGIC DIAGRAM**



## MC54/74HC4066





FUNCTION TABLE				
On/Off Control Input	State of Analog Switch			
L	Off			
Н	On			



#### **MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	- 0.5 to + 14.0	V
VIS	Analog Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)	- 1.5 to V <sub>CC</sub> + 1.5	V
I	DC Current Into or Out of Any Pin	± 25	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package† TSSOP Package†	750 500 450	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP, SOIC or TSSOP Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$  VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC).

Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

†Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C

Ceramic DIP: - 10 mW/°C from 100° to 125°C

SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
VCC	Positive DC Supply Voltage (Referenced to GN	1D)	2.0	12.0	V
VIS	Analog Input Voltage (Referenced to GND)			VCC	V
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)			VCC	V
V <sub>IO</sub> *	Static or Dynamic Voltage Across Switch			1.2	V
TA	Operating Temperature, All Package Types			+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time, ON/OFF Control Inputs (Figure 10)  VC  VC  VC  VCC	C = 2.0 V C = 4.5 V C = 9.0 V C = 12.0 V	0 0 0	1000 500 400 250	ns

<sup>\*</sup> For voltage drops across the switch greater than 1.2 V (switch on), excessive V<sub>CC</sub> current may be drawn; i.e., the current out of the switch may contain both V<sub>CC</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

### DC ELECTRICAL CHARACTERISTIC Digital Section (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	v <sub>CC</sub>	– 55 to 25°C	≤ <b>85</b> °C	≤ 125°C	Unit
VIH	Minimum High-Level Voltage ON/OFF Control Inputs	R <sub>on</sub> = Per Spec	2.0 4.5 9.0 12.0	1.5 3.15 6.3 8.4	1.5 3.15 6.3 8.4	1.5 3.15 6.3 8.4	V
V <sub>IL</sub>	Maximum Low-Level Voltage ON/OFF Control Inputs	R <sub>on</sub> = Per Spec	2.0 4.5 9.0 12.0	0.3 0.9 1.8 2.4	0.3 0.9 1.8 2.4	0.3 0.9 1.8 2.4	V
l <sub>in</sub>	Maximum Input Leakage Current ON/OFF Control Inputs	V <sub>in</sub> = V <sub>CC</sub> or GND	12.0	± 0.1	± 1.0	± 1.0	μΑ
ICC	Maximum Quiescent Supply Current (per Package)	$V_{\text{in}} = V_{\text{CC}} \text{ or GND}$ $V_{\text{IO}} = 0 \text{ V}$	6.0 12.0	2 8	20 80	40 160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

#### DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to GND)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V <sub>CC</sub>	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R <sub>on</sub>	Maximum "ON" Resistance	$V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ to GND $I_{\text{S}} \le 2.0$ mA (Figures 1, 2)	2.0† 4.5 9.0 12.0	— 170 85 85	— 215 106 106	— 255 130 130	Ω
		$V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ or GND (Endpoints) $I_{\text{S}} \le 2.0$ mA (Figures 1, 2)	2.0 4.5 9.0 12.0	— 85 63 63	— 106 78 78	— 130 95 95	
ΔR <sub>on</sub>	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} &V_{\text{IR}} = V_{\text{IH}} \\ &V_{\text{IS}} = 1/2 \left( V_{\text{CC}} - \text{GND} \right) \\ &I_{\text{S}} \leq 2.0 \text{ mA} \end{aligned}$	2.0 4.5 9.0 12.0	— 30 20 20	— 35 25 25	 40 30 30	Ω
l <sub>off</sub>	Maximum Off–Channel Leakage Current, Any One Channel	V <sub>IO</sub> = V <sub>IL</sub> V <sub>IO</sub> = V <sub>CC</sub> or GND Switch Off (Figure 3)	12.0	0.1	0.5	1.0	μА
l <sub>on</sub>	Maximum On–Channel Leakage Current, Any One Channel	V <sub>in</sub> = V <sub>IH</sub> V <sub>IS</sub> = V <sub>CC</sub> or GND (Figure 4)	12.0	0.1	0.5	1.0	μА

<sup>†</sup>At supply voltage (V<sub>CC</sub> – GND) approaching 2 V the analog switch–on resistance becomes extremely non–linear. Therefore, for low–voltage operation, it is recommended that these devices only be used to control digital signals.

NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

## AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, ON/OFF Control Inputs: $t_f$ = $t_f$ = 6 ns)

			Gu	aranteed Li	mit	
Symbol	Parameter	v <sub>CC</sub>	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)	2.0 4.5 9.0 12.0	50 10 10 10	65 13 13 13	75 15 15 15	ns
tPLZ, tPHZ	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 10 and 11)	2.0 4.5 9.0 12.0	150 30 30 30	190 38 30 30	225 45 30 30	ns
tPZL, tPZH	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 10 and 1 1)	2.0 4.5 9.0 12.0	125 25 25 25 25	160 32 32 32 32	185 37 37 37	ns
С	Maximum Capacitance ON/OFF Control Input	_	10	10	10	pF
	Control Input = GND Analog I/O Feedthrough	=	35 1.0	35 1.0	35 1.0	

#### NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).
- 2. Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
$C_{PD}$	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15	pF

<sup>\*</sup> Used to determine the no–load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>. For load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

## ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Symbol	Parameter	Test Conditions	v <sub>CC</sub>	Limit* 25°C 54/74HC	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 5)	$f_{in}$ = 1 MHz Sine Wave Adjust $f_{in}$ Voltage to Obtain 0 dBm at VOS Increase $f_{in}$ Frequency Until dB Meter Reads – 3 dB R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 10 pF	4.5 9.0 12.0	150 160 160	MHz
_	Off–Channel Feedthrough Isolation (Figure 6)	$  f_{\text{in}} \equiv \text{Sine Wave}                                    $	4.5 9.0 12.0	- 50 - 50 - 50	dB
		$f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	4.5 9.0 12.0	- 40 - 40 - 40	
_	Feedthrough Noise, Control to Switch (Figure 7)	$V_{in} \le$ 1 MHz Square Wave ( $t_r = t_f = 6$ ns) Adjust R <sub>L</sub> at Setup so that I <sub>S</sub> = 0 A R <sub>L</sub> = 600 $\Omega$ , C <sub>L</sub> = 50 pF	4.5 9.0 12.0	60 130 200	mVpp
		$R_L$ = 10 kΩ, $C_L$ = 10 pF	4.5 9.0 12.0	30 65 100	
_	Crosstalk Between Any Two Switches (Figure 12)	$ \begin{aligned} f_{\text{In}} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{\text{In}} &\text{ Voltage to Obtain 0 dBm at V}_{\text{IS}} \\ f_{\text{in}} &= 10 \text{ kHz}, \text{ R}_{\text{L}} = 600 \ \Omega, \text{ C}_{\text{L}} = 50 \text{ pF} \end{aligned} $	4.5 9.0 12.0	- 70 - 70 - 70	dB
		$f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	4.5 9.0 12.0	- 80 - 80 - 80	
THD	Total Harmonic Distortion (Figure 14)	$f_{\text{in}} = 1 \text{ kHz}, R_{\text{L}} = 10 \text{ k}\Omega, C_{\text{L}} = 50 \text{ pF}$ $\text{THD} = \text{THD}_{\text{Measured}} - \text{THD}_{\text{Source}}$ $V_{\text{IS}} = 4.0 \text{ Vpp sine wave}$ $V_{\text{IS}} = 8.0 \text{ Vpp sine wave}$ $V_{\text{IS}} = 11.0 \text{ Vpp sine wave}$	4.5 9.0 12.0	0.10 0.06 0.04	%

<sup>\*</sup> Guaranteed limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, V<sub>CC</sub> = 2.0 V




Figure 1b. Typical On Resistance, V<sub>CC</sub> = 4.5 V




Figure 1c. Typical On Resistance, V<sub>CC</sub> = 6.0 V




Figure 1d. Typical On Resistance, V<sub>CC</sub> = 9.0 V




Figure 1e. Typical On Resistance, V<sub>CC</sub> = 12 V




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up




\*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth
Test Set-Up



\*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up



\*Includes all probe and jig capacitance.

Figure 7. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up






Figure 8. Propagation Delays, Analog In to Analog Out



<sup>\*</sup>Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up



<sup>\*</sup>Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up




Figure 13. Power Dissipation Capacitance
Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



\*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up



\*Includes all probe and jig capacitance.

7

Figure 14. Total Harmonic Distortion, Test Set-Up




Figure 15. Plot, Harmonic Distortion

#### APPLICATION INFORMATION

The ON/OFF Control pins should be at V $_{CC}$  or GND logic levels, V $_{CC}$  being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V $_{CC}$  or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked—up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V<sub>CC</sub> and GND. The positive peak analog voltage should not exceed V<sub>CC</sub>. Similarly, the negative peak analog voltage should not go below GND. In the example

below, the difference between V<sub>CC</sub> and GND is twelve volts. Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above V<sub>CC</sub> and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn—on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MO•sorbs (Motorola high current surge protectors). MO•sorbs are fast turn—on devices ideally suited for precise DC protection with no inherent wear out mechanism.




Figure 16. 12 V Application




Figure 17. Transient Suppressor Application




Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. TTL/NMOS-to-CMOS Level Converter Analog Signal Peak-to-Peak Greater than 5 V (Also see HC4316)





Figure 20. 4-Input Multiplexer

Figure 21. Sample/Hold Amplifier


### **OUTLINE DIMENSIONS**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
  4. DIMESNION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC RODY.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.750	0.785	19.05	19.94
В	0.245	0.280	6.23	7.11
С	0.155	0.200	3.94	5.08
D	0.015	0.020	0.39	0.50
F	0.055	0.065	1.40	1.65
G	0.100	BSC	2.54	BSC
J	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300	BSC	7.62 BSC	
М	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01

### **N SUFFIX** PLASTIC DIP PACKAGE CASE 646-06 ISSUE L



#### NOTES:

- NOTES:

  1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.


  2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

  3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

  4. ROUNDED CORNERS OPTIONAL.

DIM A	MIN 0.715	MAX 0.770	MIN	MAX
Α	0.715	0.770		
		0.770	18.16	19.56
В	0.240	0.260	6.10	6.60
С	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100	BSC	2.54 BSC	
Н	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.300 BSC		7.62	BSC
M	0°	10°	0°	10°
N	0.015	0.039	0.39	1.01

#### **OUTLINE DIMENSIONS**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR


PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

# **DT SUFFIX**

PLASTIC TSSOP PACKAGE CASE 948G-01 **ISSUE O** 

11



#### NOTES:

- IES:
  DIMENSIONING AND TOLERANCING PER ANSI
  Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A DOES NOT INCLUDE MOLD FLASH,
  PROTRUSIONS OR GATE BURRS. MOLD FLASH, OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- (U.UUB) PEK SIDE.
  DIMENSION B DOES NOT INCLUDE INTERLEAD
  FLASH OR PROTRUSION. INTERLEAD FLASH OR
  PROTRUSION SHALL NOT EXCEED
  0.25 (0.010) PER SIDE.
- 0.25 (0.010) PER SIDE.
  DIMENSION K DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
  EXCESS OF THE K DIMENSION AT MAXIMUM
  MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252 BSC		
М	٥o	00	n٥	Q O	

#### MC54/74HC4066

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola describe and tooroey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and

How to reach us:

**USA/EUROPE**: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com -TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

**HONG KONG**: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC54/74HC4066/D