Unbuffered Inverter

The MC74HC1GU04 is a high speed CMOS unbuffered inverter fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent LSTTL while maintaining CMOS low power dissipation.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output.

The MC74HC1GU04 output drive current is 1/2 compared to MC74HC series.

- High Speed: $t_{PD} = 7 \text{ns}$ (Typ) at $V_{CC} = 5 \text{V}$
- Low Power Dissipation: $I_{CC} = 1\mu A$ (Max) at $T_A = 25$ °C
- High Noise Immunity
- Balanced Propagation Delays (tpLH = tpHL)
- Output Drive Capability: 5 LSTTL
- Symmetrical Output Impedance $(I_{OH} = I_{OL} = 2mA)$
- ESD Performance: HBM > 2000V; MM > 200V




Figure 1.. Pinout (Top View)





Figure 2. Logic Symbol




http://onsemi.com

MARKING DIAGRAMS





TSOP-5/SOT-23/SC-59 DT SUFFIX CASE 483



PIN ASSIGNMENT						
1	NC					
2	IN A					
3	GND					
4	OUT \overline{Y}					
5	VCC					

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

FUNCTION TABLE

Input A	Output ₹
L	Н
П	L

MAXIMUM RATINGS*

Characteristics	Symbol	Value	Unit
DC Supply Voltage	V _{CC}	-0.5 to +7.0	V
DC Input Voltage	V _{IN}	–0.5 to V _{CC} + 0.5	V
DC Output Voltage	V _{OUT}	–0.5 to V _{CC} + 0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current $(V_{OUT} < GND; V_{OUT} > V_{CC})$	lok	±20	mA
DC Output Current, per Pin	I _{OUT}	±12.5	mA
DC Supply Current, V _{CC} and GND	Icc	±25	mA
Power dissipation in still air SC–88A† TSOP5†	P_{D}	200 450	mW
Lead temperature, 1 mm from case for 10 s	T _L	260	°C
Storage temperature	T _{stg}	-65 to +150	°C

^{*} Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied. Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — SC–88A Package: –3 mW/°C from 65° to 125°C

— TSOP5 Package: –6 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Max	Unit
DC Supply Voltage	V _{CC}	2.0	6.0	V
DC Input Voltage	V _{IN}	0.0	V _{CC}	V
DC Output Voltage	V _{OUT}	0.0	V _{CC}	V
Operating Temperature Range	T _A	– 55	+125	°C
Input Rise and Fall Time $\begin{aligned} V_{CC} &= 2.0 \\ V_{CC} &= 3.0 \\ V_{CC} &= 4.5 \\ V_{CC} &= 6.0 \end{aligned}$	/ /	0 0 0 0	1000 600 500 400	ns

The θ_{JA} of the package is equal to 1/Derating. Higher junction temperatures may affect the expected lifetime of the device per the table and figure below.

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time Junction Temperature

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	٦	Γ _A = 25°(;	T _A ≤	85°C	T _A ≤ '	125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{IH}	Minimum High–Level Input Voltage		2.0 3.0 4.5 6.0	1.7 2.45 3.60 4.80			1.7 2.45 3.60 4.80		1.7 2.45 3.60 4.80		V
V _{IL}	Maximum Low–Level Input Voltage		2.0 3.0 4.5 6.0			0.3 0.5 0.9 1.20		0.3 0.5 0.9 1.20		0.3 0.5 0.9 1.20	V
V _{OH}	Minimum High-Level Output Voltage V _{IN} = V _{IH} or V _{IL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -20\mu\text{A}$	2.0 3.0 4.5 6.0	1.8 2.7 4.0 5.5	2.0 3.0 4.5 5.9		1.8 2.7 4.0 5.5		1.8 2.7 4.0 5.5		V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -2\text{mA}$ $I_{OH} = -2.6\text{mA}$	4.5 6.0	4.18 5.68	4.33 5.76		4.13 5.63		4.08 5.58		V
V _{OL}	Maximum Low-Level Output Voltage V _{IN} = V _{IH} or V _{IL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 20\mu\text{A}$	2.0 3.0 4.5 6.0		0.0 0.0 0.0 0.0	0.1 0.1 0.1 0.1		0.1 0.1 0.1 0.1		0.1 0.1 0.1 0.1	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 2\text{mA}$ $I_{OL} = 2.6\text{mA}$	4.5 6.0			0.26 0.26		0.33 0.33		0.40 0.40	V
I _{IN}	Maximum Input Leakage Current	V _{IN} = 6.0V or GND	0 to 6.0			±0.1		±1.0		±1.0	μА
I _{CC}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	6.0			1.0		10		40	μΑ

AC ELECTRICAL CHARACTERISTICS (C_{load} = 50 pF, Input t_r = t_f = 6.0ns)

				Т	A = 25°C	;	T _A ≤	85°C	T _A ≤ 1	25°C	
Symbol	Parameter	Test Conditions		Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propogation Delay,	$V_{CC} = 5.0V$ C_L	= 15 pF		7.0	15		20		25	ns
	Input A to \overline{Y}	$V_{CC} = 2.0V$ C_L	= 50 pF		48	100		125		155	
		$V_{CC} = 3.0V$			24	40		50		90	
		$V_{CC} = 4.5V$			12	20		25		35	
		$V_{CC} = 6.0V$			9.0	17		21		26	
t _{TLH} , t _{THL}	Output Transition Time	$V_{CC} = 5.0V$ C_L	= 15 pF		5.0	10		15		20	ns
		$V_{CC} = 2.0V$ C_L	= 50 pF		50	125		155		200	
		V _{CC} = 3.0V			22	35		45		60	
		$V_{CC} = 4.5V$			14	25		31		38	
		$V_{CC} = 6.0V$			12	21		26		32	
C _{IN}	Maximum Input Capacitance				5	10		10		10	pF

		Typical @ 25°C, V _{CC} = 5.0V	
C _{PD}	Power Dissipation Capacitance (Note 1.)	10	pF

^{1.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.





Figure 4. Switching Waveforms



* Includes all probe and jig capacitance

Figure 5. Test Circuit

DEVICE ORDERING INFORMATION

Device Order Number	Circuit Indicator	Temp Range Identifier	Technology	Device Function	Package Suffix	Tape & Reel Suffix	Package Type (Name/SOT#/ Common Name)	Tape and Reel Size
MC74HC1GU04DFT2	МС	74	HC1G	U04	DF	T2	SC-88A / SOT-353 / SC-70	178 mm (7") 3000 Unit
MC74HC1GU04DFT4	MC	74	HC1G	U04	DF	T4	SC-88A / SOT-353 / SC-70	330 mm (13") 10000 Unit
MC74HC1GU04DTT1	MC	74	HC1G	U04	DT	T1	TSOPS / SOT-23 / SC-59	178 mm (7") 3000 Unit
MC74HC1GU04DTT3	MC	74	HC1G	U04	DT	Т3	TSOPS / SOT-23 / SC-59	330 mm (13") 10000 Unit




Figure 6. Carrier Tape Specifications

EMBOSSED CARRIER DIMENSIONS (See Notes 1 and 2)

Tape Size	B ₁ Max	D	D ₁	E	F	К	Р	P ₀	P ₂	R	Т	w
8 mm	4.35 mm (0.171")	1.5 +0.1/ -0.0 mm (0.059 +0.004/ -0.0")	1.0 mm Min (0.039")	1.75 ±0.1 mm (0.069 ±0.004")	3.5 ±0.5 mm (1.38 ±0.002")	2.4 mm (0.094")	4.0 ±0.10 mm (0.157 ±0.004")	4.0 ±0.1 mm (0.156 ±0.004")	2.0 ±0.1 mm (0.079 ±0.002")	25 mm (0.98")	0.3 ±0.05 mm (0.01 +0.0038/ -0.0002")	8.0 ±0.3 mm (0.315 ±0.012")

^{1.} Metric Dimensions Govern-English are in parentheses for reference only.

^{2.} A₀, B₀, and K₀ are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min to 0.50 mm max. The component cannot rotate more than 10° within the determined cavity




Figure 7. Reel Dimensions

REEL DIMENSIONS

Tape Size	T&R Suffix	A Max	G	t Max
8 mm	T1, T2	178 mm (7")	8.4 mm, +1.5 mm, -0.0 (0.33" + 0.059", -0.00)	14.4 mm (0.56")
8 mm	T3, T4	330 mm (13")	8.4 mm, +1.5 mm, -0.0 (0.33" + 0.059", -0.00)	14.4 mm (0.56")




Figure 8. Reel Winding Direction




Figure 9. Tape Ends for Finished Goods




Figure 10. DFT2 and DFT4 (SC88A) Reel Configuration/Orientation






Figure 11. DTT1 and DTT3 (TSOP5) Reel Configuration/Orientation


PACKAGE DIMENSIONS

SC-88A / SOT-353 / SC-70 **DF SUFFIX**

5-LEAD PACKAGE CASE 419A-01 ISSUE B








- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MM.


	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.071	0.087	1.80	2.20	
В	0.045	0.053	1.15	1.35	
C	0.031	0.043	0.80	1.10	
D	0.004	0.012	0.10	0.30	
G	0.026	BSC	0.65 BSC		
H		0.004		0.10	
7	0.004	0.010	0.10	0.25	
K	0.004	0.012	0.10	0.30	
N	0.008	0.008 REF		REF	
S	0.079	0.087	2.00	2.20	
٧	0.012	0.016	0.30	0.40	




PACKAGE DIMENSIONS

TSOP-5/SOT-23/SC-59 **DT SUFFIX**

5-LEAD PACKAGE CASE 483-01 ISSUE A





NOTES:


- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.1142	0.1220
В	1.30	1.70	0.0512	0.0669
С	0.90	1.10	0.0354	0.0433
D	0.25	0.50	0.0098	0.0197
G	0.85	1.00	0.0335	0.0413
Н	0.013	0.100	0.0005	0.0040
J	0.10	0.26	0.0040	0.0102
K	0.20	0.60	0.0079	0.0236
L	1.25	1.55	0.0493	0.0610
M	0 °	10°	0°	10°
S	2.50	3.00	0.0985	0.1181







are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com

Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.