Advance Information Octal 3-State Non-Inverting

Buffer/Line Driver/Line Receiver With LSTTL-Compatible Inputs High-Performance Silicon-Gate CMOS

The MC54/74HCT541A is identical in pinout to the LS541. This device may be used as a level converter for interfacing TTL or NMOS outputs to high speed CMOS inputs.

The HCT541A is an octal non-inverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. This device features inputs and outputs on opposite sides of the package and two ANDed active-low output enables.

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 4.5 to 5.5V
- Low Input Current: 1µA
- In Compliance With the JEDEC Standard No. 7A Requirements
- Chip Complexity: 134 FETs or 33.5 Equivalent Gates





MC54/74HCT541A



This document contains information on a new product. Specifications and information herein are subject to change without notice.



5/94

Pinout: 20-Lead Packages (Top View)



MAXIMUM RATINGS*

| Symbol | Characteristic | Range | Unit | |
|------------------|---|--|-------------------------------|----|
| Vcc | DC Supply Voltage | Referenced to GND | -0.5 to +7.0 | v |
| Vin | DC Input Voltage | Referenced to GND | -0.5 to V _{CC} + 0.5 | v |
| Vout | DC Output Voltage | Referenced to GND | -0.5 to V _{CC} + 0.5 | V |
| l _{in} | DC Input Current, per Pin | | ±20 | mA |
| lout | DC Output Current, per Pin | | ±35 | mA |
| lcc | DC Supply Current, V _{CC} and GND Pins | | ±75 | mA |
| PD | Power Dissipation in Still Air | Plastic or Ceramic DIP† SOIC Package† | 750 500 | mW |
| T _{stg} | Storage Temperature Range | | -65 to +150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds | Plastic DIP or SOIC Package Ceramic DIP | 260 300 | ℃ |

* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

† Derating — Plastic DIP: -10mW/°C from 65° to 125°C Ceramic DIP: -10mW/°C from 100° to 125°C SOIC Package: -7mW/°C from 65° to 125°C

For high frequency or heavy load considerations, refer to Chapter 4 in the High-Speed CMOS Data Book (DL129/D).

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC}. Unused inputs must be tied to and appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | | Min | Max | Unit |
|---------------------------------|--|-------------------|-----|------|------|
| Vcc | DC Supply Voltage | Referenced to GND | 4.5 | 5.5 | V |
| Vin, Vout | DC Input Voltage, Output Voltage | Referenced to GND | 0 | Vcc | V |
| TA | Operating Temperature Range, All Packa | age Types | -55 | +125 | °C |
| t _r , t _f | Input Rise/Fall Time | (Figure 1) | 0 | 500 | ns |

| | | | Vcc | Guaranteed Limit | | | |
|--------|---|---|------------|------------------|----------------|------------|------|
| Symbol | Parameter | Condition | V V | -55 to 25°C | ≤85°C | ≤125°C | Unit |
| VIH | Minimum High-Level Input Voltage | $V_{out} = 0.1V \text{ or } V_{CC} - 0.1V$ $ I_{out} \le 20\mu A$ | 4.5 5.5 | 2.0 2.0 | 2.0 2.0 | 2.0 2.0 | V |
| VIL | Maximum Low-Level Input Voltage | $V_{out} = 0.1V \text{ or } V_{CC} - 0.1V$ $ I_{out} \le 20\mu A$ | 4.5 5.5 | 0.8 0.8 | 0.8 0.8 | 0.8 0.8 | v |
| VOH | Minimum High-Level Output Voltage | V _{in} = VIH or VIL l _{out} ≤ 20μΑ | 4.5 5.5 | 4.4 5.4 | 4.4 5.4 | 4.4 5.4 | V |
| | | $V_{in} = V_{IH} \text{ or } V_{IL} I_{out} \le 6.0 \text{ mA}$ | 4.5 | 3.98 | 3.84 | 3.70 | |
| VOL | Maximum Low-Level Output Voltage | V _{in} = V _{IH} or V _{IL} ∣l _{out} ≤ 20μA | 4.5 5.5 | 0.1 0.1 | 0.1 0.1 | 0.1 0.1 | ۷ |
| | | $V_{in} = V_{IH} \text{ or } V_{IL} I_{out} \le 6.0 \text{ mA}$ | 4.5 | 0.26 | 0.33 | 0.40 | |
| lin | Maximum Input Leakage Current | V _{in} = V _{CC} or GND | 5.5 | ±0.1 | ±1.0 | ±1.0 | μA |
| loz | Maximum Three-State Leakage Current | Output in High Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND | 5.5 | ±0.5 | ±5.0 | ±10.0 | μА |
| lcc | Maximum Quiescent Supply Current (per Package) | V _{in} = V _{CC} or GND I _{out} = 0µA | 5.5 | 4 | 40 | 160 | μA |
| ∆ICC | Additional Quiescent Supply Current | V _{in} = 2.4V, Any One Input V _{in} = V _{CC} or GND, Other Inputs | | ≥ –55°C | 25 to 1 | 125°C | |
| | | $V_{III} = V_{CC} O G G V_{D}$, Other inputs $I_{OUt} = 0\mu A$ | 5.5 | 2.9 | 2. | 4 | mA |

DC CHARACTERISTICS (Voltages Referenced to GND)

1. Information on typical parametric values can be found in Chapter 4 of the High-Speed CMOS Data Book (DL129/D).

2. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

AC CHARACTERISTICS (V_{CC} = 5.0V, C_L = 50pF, Input t_f = t_f = 6ns)

| | | Guaranteed Limit | | | |
|---------------------------------------|---|------------------|-------|--------|------|
| Symbol | Parameter | –55 to 25°C | ≤85°C | ≤125°C | Unit |
| tPLH, tPHL | Maximum Propagation Delay, Input A to Output Y (Figures 1 and 3) | 23 | 28 | 32 | ns |
| ^t PLZ, ^t PHZ | Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4) | 30 | 34 | 38 | ns |
| tPZL, tPZH | Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4) | 30 | 34 | 38 | ns |
| tтLH, tTHL | Maximum Output Transition Time, Any Output (Figures 1 and 3) | 12 | 15 | 18 | ns |
| C _{in} | Maximum Input Capacitance | 10 | 10 | 10 | pF |
| Cout | Maximum Three-State Output Capacitance (Output in High Impedance State) | 15 | 15 | 15 | pF |

NOTE: For propagation delays with loads other than 50pF, and information on typical parametric values, see Chapter 4 of the High-Speed CMOS Data Book (DL129/D).

AC CHARACTERISTICS ($C_L = 50pF$, Input $t_f = t_f = 6ns$)

| Symbol | Parameter | Typical at 25°C, V _{CC} = 5.0V | Unit |
|--------|---|---|------|
| CPD | Power Dissipation Capacitance (Per Buffer)* | 55 | pF |

Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$. For load considerations, see Chapter 4 of the High-Speed CMOS Data Book (DL129/D). *



*Includes all probe and jig capacitance

Figure 3.

*Includes all probe and jig capacitance

Figure 4.

PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, A5, A6, A7, A8 (PINS 2, 3, 4, 5, 6, 7, 8, 9) - Data input pins. Data on these pins appear in non-inverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS

OE1, OE2 (PINS 1, 19) - Output enables (active-low). When a low voltage is applied to both of these pins, the outputs are enabled and the device functions as a non-inverting buffer. When a high voltage is applied to either input, the outputs assume the high impedance state.

OUTPUTS

Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8 (PINS 18, 17, 16, 15, 14, 13, 12, 11) - Device outputs. Depending upon the state of the output enable pins, these outputs are either non-inverting outputs or high-impedance outputs.



LOGIC DETAIL

OUTLINE DIMENSIONS



This page intentionally left blank.

This page intentionally left blank.

.

.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan. ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

MC54HCT541A/D

