MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

Octal 3-State Inverting Transparent Latch with LSTTL Compatible Inputs

High-Performance Silicon-Gate CMOS

The MC54/74HCT533A is identical in pinout to the LS533. This device may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.


When Latch Enable is high, these latches appear transparent to data (i.e., the outputs change asynchronously). The data appears at the outputs in inverted form. When Latch enable is taken low, data meeting the set-up and hold times becomes latched.

The Output Enable does not affect the state of the latch, but when Output Enable is high, all outputs are forced to the high-impedance state. Thus, data may be latched even when the outputs are not enabled.

The HC533A is identical in function to the HCT563 which has the input pins on the opposite side of the package from the output pins. This device is similar in function to the HCT373.

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 266 FETs or 66.5 Equivalent Gates

LOGIC DIAGRAM





Design Criteria	Value	Unit
Internal Gate Count*	66.5	ea
Internal Gate Propagation Delay	1.0	ns
Internal Gate Power Dissipation	5.0	μW
Speed Power Product	0.005	рJ

^{*}Equivalent to a two-input NAND gate.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HCT533A





FUNCTION TABLE Inputs Output Output Latch **Enable** Enable D O Н L Н L Х 1 no change Н 7 X = Don't Care

Z = High Impedance

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to ·+7.0	V
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	V
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
l _{in}	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP SOIC Package	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (SOIC or Plastic DIP) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this hi-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
VCC	DC Supply Voltage (Referenced to GND)	4.5	5.5	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	VCC	٧
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			14-	Gua	ranteed L	anteed Limit	
Symbol	Parameter	Test Conditions	V _{CC} V	25℃ to -55℃	≤85°C	≤125°C	Unit
ViH	Minimum High-Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V or V}_{\text{CC}} - 0.1 \text{ V}$ $ I_{\text{out}} \le 20 \mu\text{A}$	4.5 5.5	2.0 2.0	2.0 2.0	20 2.0	·V
VIL	Maximum Low-Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V or V}_{\text{CC}} - 0.1 \text{ V}$ $ I_{\text{out}} \le 20 \mu\text{A}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	٧
VOH	Minimum High-Level Output Voltage	$V_{in} = V_{iH} \text{ or } V_{iL}$ $ I_{out} \le 20 \mu\text{A}$	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	٧
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 6.0 \text{ mA}$	4.5	3.98	3.84	3.7	
VOL	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	٧
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 6.0 \text{ mA}$	4.5	0.26	0.33	0.4	
l _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	5.5	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA	5.5	4.0	40	160	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State $V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or GND}$	5.5	±0.5	±5.0	±10	μΑ

ΔICC	Additional Quiescent Supply	V _{in} = 2.4 V, Any One Input		≥ –55℃	25°C to 125°C	
	Current	$V_{in} = V_{CC}$ or GND, Other Inputs				
		$I_{\text{out}} = 0 \mu\text{A}$	5.5	2.9	2.4	mA

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.


AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V \pm 10%, C_L = 50 pF, Input t_r = t_f = 6.0 ns)

	· .	Gua	Guaranteed Limit 25°C to −55°C ≤85°C ≤125°C		
Symbol	Parameter	1			
tPLH, tPHL	Maximum Propagation Delay, Input D to Q (Figures 1 and 5)	30	38	45	ns
tPLH, tPHL	Maximum Propagation Delay, Latch Enable to Q (Figures 2 and 5)	33	41	50	ns
tPLZ, tPHZ	Maximum Propagation Delay Time, Output Enable to Q (Figures 3 and 6)	31	39	47	ns
^t PZH, ^t PZL	Maximum Propagation Delay Time, Output Enable to Q (Figures 3 and 6)	35	44	53	ns
tTLH, tTHL	Maximum Output Transition Time, any Output (Figures 1 and 5)	12	15	18	ns
C _{in}	Maximum Input Capacitance	10	10	10	pF
Cout	Maximum Tri-State Output Capacitance, Output in Hi-Impedance State	15	15	15	pF
C _{PD}	Power Dissipation Capacitance (Per Enabled Output) Used to determine the no-load dynamic power consumption:		Typical @ 25°C, V _{CC} = 5.0 V		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$		83.5		


TIMING REQUIREMENTS (V_{CC} = 5.0 V \pm 10%, C_L = 50 pF, Input t_r = t_f = 6.0 ns)

				Gı	Jaranto	eed Lin	nit		
Symbol	Parameter	Figure		C to 5°C	≤8	5°C	≤12	25℃	Unit
			Min	Max	Min	Max	Min	Max	
t _{su}	Minimum Setup Time, Input D to Latch Enable	4	10		13		15		ns
th	Minimum Hold Time, Latch Enable to Input D	4	8		10		12		ns
t _w	Minimum Pulse Width, Latch Enable	2	12		15		18		ns
t _r , t _f	Maximum Input Rise and Fall Times	1		500		500		500	ns

EXPANDED LOGIC DIAGRAM



SWITCHING WAVEFORMS







Figure 2.








Figure 3.

Figure 4.



*Includes all probe and jig capacitance


Figure 5. Test Circuit



*Includes all probe and jig capacitance

Figure 6. Test Circuit

OUTLINE DIMENSIONS




J SUFFIX **CERAMIC CASE 732-03**

NOTES:

- 1. LEADS WITHIN 0.25 mm (0.010) DIA., TRUE POSITION AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION.
- 2. DIM L TO CENTER OF LEADS WHEN FORMED
- 3. DIM A AND B INCLUDES MENISCUS.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
A	23.88	25.15	0.940	0.990	
В	6.60	7.49	0.260	0.295	
C	3.81	5.08	0.150	0.200	
D	0.38	0.56	0.015	0.022	
F	1.40	1.65	0.055	0.065	
G	2.54	BSC	0.100	BSC	
Н	0.51	1.27	0.020	0.050	
J	0.20	0.30	0.008	0.012	
K	3.18	4.06	0.125	0.160	
L	7.62	BSC	0.300 BSC		
M	0°	15°	0°	15°	
N	0.25	1.02	0.010	0.040	



N SUFFIX PLASTIC CASE 738-03

NOTES:

J 20 PL

♦ 0.25 (0.010) W T B M

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION "L" TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.

	1.27	احو	0.050	1 BOL
F	1.27	1.77	0.050	0.070
G	2.54	BSC	0.100	BSC
J	0.21	0.38	0.008	0.015
K	2.80	3.55	0.110	0.140
L	7.62	BSC	0.300	BSC
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

25.66 27.17 1.010 1.070

6.10 6.60 0.240 0.260

0.39 0.55 0.015 0.022

4.57 0.150 0.180

INCHES

MIN MAX


MILLIMETERS

3.81

В

D

MIN MAX



- DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
 DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.


 3. CONTROLLING DIMENSION: MILLIMETER.

 4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

DIM	MIN	MAX	MIN	MAX	
A	12.65	12.95	0.499	0.510	
В	7.40	7.60	0.292	0.299	
C	2.35	2.65	0.093	0.104	
D	0.35	0.49	0.014	0.019	
F	0.50	0.90	0.020	0.035	
G	1.27	BSC	0.050 BSC		
J	0.25	0.32	0.010	0.012	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	10.05	10.55	0.395	0.415	
R	0.25	0.75	0.010	0.029	

INCHES

MILLIMETERS





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

