Product Preview

High Safety, Latched Mode, GreenLine[™] PWM Controller for (Multi)Synchronized Applications

The MC44605 is a high performance current mode controller that is specifically designed for off–line converters. This circuit has several distinguishing features that make it particularly suitable for multisynchronized monitor applications.

The MC44605 synchronization arrangement enables operation from 16 kHz up to 130 kHz. This product was optimized to operate with universal mains voltage, i.e., from 80 V to 280 V, and its high current totem pole output makes it ideally suited for driving a power MOSFET.

The MC44605 protections enable a well–controlled and safe power management. Four major faults while detected, activate the analogic counter of a disabling block designed to perform a latched circuit output inhibition.

Current Mode Controller

- Current Mode Operation up to 250 kHz Output Switching Frequency
- Inherent Feed Forward Compensation
- Latching PWM for Cycle–by–Cycle Current Limiting
- Oscillator with Precise Frequency Control
- Externally Programmable Reference Current
- Secondary or Primary Sensing (Availability of Error Amplifier Output)
- Synchronization Facility
- High Current Totem Pole Output
- Vcc Undervoltage Lockout with Hysteresis
- Low Output dV/dT for Low EMI Radiations
- Low Start–Up and Operating Current

Safety/Protection Features

- Soft–Start Feature
- Demagnetization (Zero Current Detection) Protection
- Overvoltage Protection Facility against Open Loop
- EHT Overvoltage Protection (E.H.T.OVP): Detection of too High Synchronization Pulses
- Winding Short Circuit Detection (W.S.C.D.)
- Limitation of the Maximum Input Power (M.P.L.): Calculation of Input Power for Overload Protection
- Overheating Detection (O.H.D.): to Prevent the Power Switch from an Excessive Heating

Latched Disabling Mode


- When one of the following faults is detected: EHT overvoltage, Winding Short Circuit (WSCD), a too high input power (M.P.L.), power switch overheating (O.H.D.), an analogic counter is activated
- If the counter is activated for a time that is long enough, the circuit gets definitively disabled. The latch can only be reset by making decrease the V_{cc} down to about 3 V, i.e., practically by unplugging or turning off the SMPS.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




ON Semiconductor

http://onsemi.com



A = Assembly Location WL, L = Wafer Lot YY, Y = Year WW, W = Work Week






* Winding Short Circuit Detection

ORDERING INFORMATION

Device	Package	Shipping
MC44605P	PDIP-16	25 Units/Rail

Block Diagram



MAXIMUM RATINGS

Rating	Pin #	Symbol	Value	Unit
Total Power Supply and Zener Current		$(I_{CC} + I_Z)$	40	mA
Output Supply Voltage with Respect to Ground	2 1	VC VCC	18	V
Output Current* Source Sink	3	^I O(Source) ^I O(Sink)	750 750	mA
Output Energy (Capacitive Load per Cycle)		W	5.0	μJ
Soft-Start		V _{SS}	-0.3 to 2.2 V	V
Current Sense, Voltage Feedback, E/A Output, CT, Rref, MPL, OHD, Cext, WSCD		V _{in}	-0.3 to 5.5 V	V
E.H.T.OVP, Sync Input Current Source Sink	9 6 9 6	^I sync (Source) I _{EHT} (Source) ^I sync (Sink) IEHT (Sink)	-4.0 10	mA
Demagnetization Detection Input Current Source Sink	8	I _{demag} –ib (Source) I _{demag} –ib (Sink)	-4.0 10	mA
Error Amplifier Output Sink Current	13	IE/A (Sink)	20	mA
Power Dissipation and Thermal Characteristics Maximum Power Dissipation at T _A = 85°C Thermal Resistance, Junction–to–Air		PD R _{θJA}	0.6 100	W °C/W
Operating Junction Temperature		TJ	150	°C
Operating Ambient Temperature		T _A	-25 to +85	°C

*Maximum package power dissipation must be observed.

ELECTRICAL CHARACTERISTICS (V_{CC} and V_C = 12 V, R_{ref} = 10 k Ω , C_T = 2.2 nF, for typical values T_A = 25°C, for min/max values T_A = -25° to +85°C unless otherwise noted.) (Note 1.)

Characteristic	Pin #	Symbol	Min	Тур	Max	Unit
OUTPUT SECTION (Note 2.)						
Output Voltage*	3					V
Low Level Drop Voltage (I _{Sink} = 100 mA)		VOL	-	1.0	1.2	
(I _{Sink} = 500 mA)			-	1.4	2.0	
High Level Drop Voltage (I _{Source} = 200 mA)		VOH	-	1.5	2.0	
(I _{Source} = 500 mA)			-	2.0	2.7	
Output Voltage During Initialization Phase	3	VOL				V
$V_{CC} = 0$ to 1.0 V, $I_{Sink} = 10 \mu A$		-	-	-	1.0	
V _{CC} = 1.0 to 5.0 V, I _{Sink} = 100 μA			-	0.1	1.0	
V _{CC} = 5.0 to 13 V, I _{Sink} = 1.0 mA			-	0.1	1.0	
Output Voltage Rising Edge Slew–Rate (C _L = 1.0 nF, T _J = 25° C)		dVo/dT	-	300	_	V/µs
Output Voltage Falling Edge Slew–Rate ($C_L = 1.0 \text{ nF}, T_J = 25^{\circ}C$)		dVo/dT	-	-300	-	V/µs

 $^{*}V_{C}$ must be greater than 5.0 V.

1. Adjust V_{CC} above the start–up threshold before setting to 12 V. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

2. No output signal when the Error Amplifier output is in Low State, i.e., when for instance, V_{FB} = 2.7 V.

ELECTRICAL CHARACTERISTICS (V _{CC} and V _C = 12 V, R _{ref} = 10 k Ω , C _T = 2.2 nF, for typical values T _A = 25°C, for min/max	
values $T_A = -25^\circ$ to +85°C unless otherwise noted.) (Note 1.)	

Characteristic	Pin #	Symbol	Min	Тур	Max	Unit
ERROR AMPLIFIER SECTION	•	•				-
Voltage Feedback Input (V _{E/A out} = 2.5 V)	14	V _{FB}	2.4	2.5	2.6	V
Input Bias Current (V _{FB} = 2.5 V)	14	I _{FB-ib}	-2.0	-0.6	-	μΑ
Open Loop Voltage Gain (V _{E/A out} = 2.0 V to 4.0 V)		AVOL	65	70	-	dB
Unity Gain Bandwidth $T_J = 25^{\circ}C$ $T_A = -25^{\circ}$ to +85°C		BW		-	_ 5.5	MHz
Voltage Feedback Input Line Regulation (V _{CC} = 10 V to 15 V)		V _{FBline} –reg	-10	-	10	mV
Output Current Sink (V _{E/A out} = 1.5 V, V _{FB} = 2.7 V) $T_A = -25^{\circ}$ to +85°C Source (V _{E/A out} = 5.0 V, V _{FB} = 2.3 V) $T_A = -25^{\circ}$ to +85°C	13	^I Sink I _{Source}	2.0 2.0	12	0.2	mA
Output Voltage Swing High State (I _{E/A out (source)} = 0.5 mA, V _{FB} = 2.3 V) Low State (I _{E/A out (sink)} = 0.33 mA, V _{FB} = 2.7 V)	13	V _{OH} V _{OL}	5.5	6.5 1.0	7.5 1.1	V
CURRENT SENSE SECTION		•				
Maximum Current Sense Input Threshold (VFeedback (pin14) = 2.3 V and VSoft–Start (pin11) = 1.2 V)	7	V _{cs-th}	0.96	1.0	1.04	V
Input Bias Current	7	I _{cs-ib}	-10	-2.0	-	μΑ
Propagation Delay (Current Sense Input to Output at V_{TH} of MOS transistor = 3.0 V)		^t PLH(In/Out)	_	120	200	ns
OSCILLATOR AND SYNCHRONIZATION SECTION						
Frequency (T _A = -25° to $+85^{\circ}$ C)		Fosc	16	-	20	kHz
Frequency Change with Voltage (V_{CC} = 10 V to 15 V)		ΔFOSC/ΔV	—	0.05	-	%/V
Frequency Change with Temperature (T _A = -25° to $+85^{\circ}$ C)		$\Delta F_{OSC}/\Delta T$	_	0.05	-	%/°C
Ratio Charge Current/Reference Current (T _A = -25° to $+85^{\circ}$ C)		I _{charge} /I _{ref}	0.39	-	0.48	-
Free Mode Oscillator Ratio = Idischarge/(Idischarge + Icharge)		D	72	75	78	%
Synchronization Input Threshold Voltage	9	Vsyncth	-250	-200	-150	mV
Negative Clamp Level (I _{syncth-in} = 2.0 mA)		NEG-SYNC	-0.65	-0.5	-0.34	V
UNDERVOLTAGE LOCKOUT SECTION						
Start-up Threshold	1	V _{stup-th}	13.6	14.5	15.4	V
Disable Voltage After Threshold Turn–On (UVLO 1) $(T_A = -25^{\circ} \text{ to } +85^{\circ}\text{C})$	1	Vdisable1	8.3	-	9.6	V
Disable Voltage After Threshold Turn–On (UVLO 2) ($T_A = -25^\circ$ to +85°C)	1	V _{disable2}	7.0	7.5	8.0	V

 Adjust V_{CC} above the start–up threshold before setting to 12 V. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

ELECTRICAL CHARACTERISTICS (V _{CC} and V _C = 12 V, R_{ref} = 10 k Ω , C_T = 2.2 nF, for typical values T_A = 25°C, for min/max	
values $T_A = -25^\circ$ to +85°C unless otherwise noted.) (Note 1.)	

Characteristic	Pin #	Symbol	Min	Тур	Max	Unit
REFERENCE SECTION	•			•	•	
Reference Output Voltage (V _{CC} = 10 V to 15 V)	16	V _{ref}	2.4	2.5	2.6	V
Reference Current Range ($I_{ref} = V_{ref}/R_{ref}$, R = 5.0 k to 25 k Ω)	16	I _{ref}	-500	-	-100	μΑ
Reference Voltage Over Iref Range		ΔV _{ref}	-40	-	40	mV
DEMAGNETIZATION DETECTION SECTION (Note 2.)				•		
Demagnetization Detect Input Demagnetization Comparator Threshold (V _{pin9} Decreasing) Propagation Delay (Input to Output, Low to High) Input Bias Current (V _{demag} = 65 mV)	8	V _{demag} -th ^t PLH(In/Out) I _{demag} -Ib	50 - -0.5	65 0.5 -	80 - -	mV μs μA
Minimum Off–Time when the pin 8 is grounded		TDEM-GND	1.5	3.0	4.5	μs
Negative Clamp Level (I _{demag} = -2.0 mA)		CLVL-neg	-0.50	-0.38	-0.25	V
Positive Clamp Level (I _{demag} = +2.0 mA)		CLVL-pos	0.50	0.72	0.85	V
SOFT-START SECTION (Note 3.)						
Ratio Charge Current/I _{ref} ($T_A = -25^{\circ}$ to +85°C)		I _{ss-ch} /I _{ref}	0.37	-	0.43	-
Discharge Current (V _{soft-start} = 1.0 V)		Idischarge	1.5	5.0	-	mA
Clamp Level		VSS-CLVL	2.2	2.4	2.6	V
Circuit Inhibition Threshold*		VSSinhi	30	-	150	mV
V_{CS} Soft–Start Clamp Level ($R_{soft-start} = 5 k\Omega$)		VCSsoft-start	0.45	0.5	0.55	V

*The circuit is shutdown if the Soft–Start pin voltage is lower than this level.

1. Adjust V_{CC} above the start–up threshold before setting to 12 V. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

2. This function can be inhibited by connecting pin 8 to GND. In this case, there is a minimum off-time equal to T_{DEM-GND}.

3. The MC44605 can be shut down by connecting Soft–Start pin (pin 11) to Ground.

ELECTRICAL CHARACTERISTICS (V _{CC} and V _C = 12 V, R_{ref} = 10 k Ω , C _T = 2.2 nF, for typical values T _A = 25°C, for min/max	
values $T_A = -25^\circ$ to +85°C unless otherwise noted.) (Note 1.)	

Characteristic	Pin #	Symbol	Min	Тур	Мах	Unit	
OVERVOLTAGE SECTION							
Propagation Delay (V _{CC} > 18.1 V to V _{out} Low)		TPHL(In/Out)	1.0	-	4.0	μs	
Protection Level on V _{CC} (T _A = -25° to $+85^{\circ}$ C)		VCC prot	15.9	-	18.1	V	
EHT OVP SECTION (Note 2.)							
Negative Clamp Level ($I_{synch-in} = -2.0 \text{ mA}$)		NEG-SYNC	-0.65	-0.5	-0.35	V	
EHT OVP Input Threshold		V _{ref}	7.0	7.4	7.8	V	
EHT OVP Input Bias Current (VEHT OVP(pin 9) = 0 V)	9	IEHTOVP	-5.0	-	0	μA	
WINDING SHORT CIRCUIT DETECTION SECTION	_	_					
WSCD Threshold with I _{pin15} = 200 μA		Vshift	70	100	120	mV	
MPL & OHD SECTION						-	
MPL Parameter*		Г _{MPL}	0.185	0.240	0.295	V-1	
MPL Comparator Threshold**		V _{MPL-th}	2.4	2.5	2.6	V	
OHD Parameter***		ГОНД	1.15	1.50	1.85	V-1	
OHD Comparator Threshold****		VOHD-th	2.4	2.5	2.6	V	

*This parameter is defined in the MPL §. This parameter is obtained by measuring the MPL pin average current and dividing this result by the corresponding squared V_{CS}, the measured frequency value and the C_T value deducted from the measured frequency value.

Measurement conditions: $V_{Feedback(pin 14)} = 2.3 \text{ V}$, $V_{soft-start(pin 11)} = 0.5 \text{ V}$ and pins 7, 8, and 9 connected to GND (the working frequency is typically equal to 18 kHz – $R_{ref} = 10 \text{ k}\Omega \pm 1\%$, $C_T = 2.2 \text{ nF}$).

**The MPL comparator output is Dis_{MPL}.

***This parameter is defined in the OHD §. This parameter is obtained by measuring the OHD pin average current and dividing this result by the corresponding squared V_{CS} value and multiplying it by the R_{ref} value.

Measurement conditions: $V_{Feedback(pin 14)} = 2.3 \text{ V}$, $V_{soft-start(pin 11)} = 0.5 \text{ V}$ and pins 7, 8, and 9 connected to GND (the working frequency is typically equal to 18 kHz - $R_{ref} = 10 \text{ k}\Omega \pm 1\%$, $C_T = 2.2 \text{ nF}$).

****The OHD comparator output is DisOHD.

DISABLING BLOCK SECTION

Delay Pulse Width	TWSCD	-	4.0	_	μs
Ratio (EHTOVP and WSCD Disabling Capacitor Charge Current)I _{ref}	I _{Dis-H} /I _{ref}	90	100	110	%
Ratio (MPL and OHD Disabling Capacitor Charge Current)Iref	I _{Dis-L} /I _{ref}	2.7	3.1	3.5	%
Minimum $V_{\mbox{CC}}$ Value Enabling the Disabling Block Latch*	VCCDis	1.0	-	5.0	V

*Once a fault detection activated it, the Disabling Block Latch gets reset when the V_{CC} becomes lower than this threshold.

TOTAL DEVICE

Power Supply Current	ICC				mA
Startup–Up (V_{CC} = 5.0 V with V_{CC} increasing)		-	0.35	0.55	
Startup–Up (V_{CC} = 9.0 V with V_{CC} increasing)		-	0.35	0.55	
Startup–Up (V_{CC} = 12 V with V_{CC} increasing)		-	0.35	0.55	
Operating $T_A = -25^{\circ}C$ to $+85^{\circ}C^*$		-	20	25	
Disabling Mode ($V_{CC} = 6.0 V$)**		-	-	0.55	
Power Supply Zener Voltage (I _{CC} = 35 mA)	VZ	18.5	-	-	V
Thermal Shutdown	-	-	155	-	°C

*Refer to Note 1.

**This consumption is measured while the circuit is inhibited by the Definitive Latch.

1. Adjust V_{CC} above the start–up threshold before setting to 12 V. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

2. This function can be inhibited by connecting pin 9 to GND. In this case, the synchronization block is inhibited too and the MC44605 works in free mode.

Pin	Name	Pin Description
1	Vcc	This pin is the positive supply of the IC.
2	VC	The output high state, V _{OH} , is set by the voltage applied to this pin. With a separate connection to the power source, it gives the possibility to set by means of an external resistor the output source current at a different value than the sink current.
3	Output	The output current capability is suited for driving a power MOSFET.
4	GND	The ground pin is a single return typically connected back to the power source. It is used as control and power ground.
5	Maximum Power Limitation	This block enables to estimate the input power. When this calculated powe is detected as too high, a fault information is sent to the disabling block in order to definitively disable the circuit.
6	Over–Heating Detection	This block estimates the MOSFET heating. When this calculated heating is too high, the device gets definitively disabled (disabling block action).
7	Current Sense Input	A voltage proportional to the current flowing into the power switch is connected to this input. The PWM latch uses this information to terminate the conduction of the output buffer. A maximum level of 1 V allows to limit the inductor current.
8	Demagnetization Detection	A voltage delivered by an auxiliary transformer winding provides to the demagnetization pin an indication of the magnetization state of the flyback energy reservoir. A zero voltage detection corresponds to a complete core demagnetization. The demagnetization detection prevents the oscillator from a re–start and so the circuit from a new conduction phase, if the fly–back is not in a dead–time state. This function can be inhibited by connecting Pin 8 to GND but in this case, there is a minimum off–time typically equal to 3 μ s.
9	Synchronization and E.H.T.OVP Input	Activating the synchronization input pin with a pulse higher or equal to the negative threshold (typically –200 mV) allows the next switching period to be reinitialized. The oscillator is free when connecting Pin 9 to GND. When the E.H.T.OVP pin receives a voltage that is greater than 7.5 V, the disabling block C_{ext} capacitor is charged so that the circuit gets definitively disabled if the C_{ext} voltage becomes higher than V_{ref} . This block is incorporated to detect and disable the device when the synchronization pulses are too high.
10	Oscillator Capacitor C _T	The free mode oscillator frequency is programmed by the capacitor C_T choice together with the R_{ref} resistance value. C_T , connected between pin 10 and GND, generates the oscillator sawtooth.
11	Soft-Start	A capacitor connected to this pin can temporary reduce the maximum inductor peak current. By this way, a soft–start can be performed. By connecting pin 11 to Ground, the MC44605 is shut down.
12	C _{ext} (Disabling Block)	When a too high synchronization pulse voltage (E.H.T.OVP) or a winding short circuit (WSCD) is detected, the capacitor C_{ext} is charged using a current source I_{Dis-H} . In the case of a MPL or OHD fault detection, C_{ext} is charged using I_{Dis-L} . If the C_{ext} capacitor voltage gets higher than V_{ref} the circuit is definitively disabled. Then, to restart, the converter must be switched off in order to make V_{CC} decrease down to about 0 V.
13	E/A Output	The error amplifier output is made available for loop compensation.
14	Voltage Feedback	This is the inverting input of the Error Amplifier. It can be connected to the Switching Mode Power Supply output through an optical (or else) feedback loop or to the subdivided V _{CC} voltage in case of primary sensing technic.
15	Winding Short Circuit Detection Programmation	The W.S.C.D. block is incorporated to detect the transformer Winding Shor Circuits. This function is performed by detecting the inductor overcurrents thanks to a comparator which threshold is programmable to be well adapted to any application.
16	R _{ref}	The R _{ref} value fixes the internal reference current that is particularly used t perform the precise oscillator waveform. The current range goes from 100 μ A up to 500 μ A.

Summary of the Main Design Equations

The following table consists of equations enabling to dimension a multisynchronized SMPS operating in discontinuous mode.

	Poutmax is the maximum power the load may draw in normal working.		
$Pin_{max} = \frac{Pout_{max}}{\eta}$	The maximum input power Pin_{max} is easily deducted by dividing $Pout_{max}$ by the efficiency (η). In this kind of application, the efficiency is generally taken equal to 80%.		
$\left[\sqrt{2} \cdot \text{Vac}_{min} \times \text{NVo}\right]^2$	The inductor value Lp must be chosen lower than Lp _{max} or ideally equal to this value (to optimize the application design–in).		
$Lp_{max} = \frac{\left\lfloor \frac{\sqrt{2} \cdot Vac_{min} \times NVo}{\sqrt{2} \cdot Vac_{min} + NVo} \right\rfloor^{2}}{2 \times Pin_{max} \times fsync_{max}}$	In effect, if Lp was higher than Lp _{max} , a synchronized and discontinuous working could not be guaranteed (in some cases, the demagnetization phase would not be finished while a new conduction phase should start to follow the synchronization).		
$lpk_{max} = \sqrt{\frac{2 \times Pin_{max}}{L \times fsync_{min}}}$	lpk _{max} is the maximum inductor peak current. This current is obtained when the power to transfer is maximum at the minimum synchronization frequency (60 W output, 30 kHz in the proposed application).		
$d_{max} = \frac{\sqrt{Pin_{max} \times Lp \times fsync_{max}}}{Vac_{min}}$	d _{max} is the maximum duty cycle. The duty cycle is maximum at the lowest input voltage when the power demand is maximum while the synchronization frequency also is maximum.		
$Pon_{max} = \frac{1}{3} \times Rds_{on} \times Ipk_{max}^2 \times d_{max}$	Pon _{max} is the maximum Mosfet on–time losses that are proportional to lpk _{max} , d _{max} and Rds _{on} (on–time Mosfet resistor).		
	This conduction losses estimation enables to dimension the power Mosfet.		
$(V_{DS}) \max = (\sqrt{2} \times Vac_{max}) + (N \times Vout)$	(V_{DS}) max is the maximum voltage the power switch must be able to face. In fact, this calculation does not take into account the turnings off spikes. So, it is necessary to take a margin of at least about 50 V.		
$(V_{D}) \max = \left(\sqrt{2} \times \frac{Vac_{max}}{N}\right) + Vout$	(V _D)max is the maximum voltage the high voltage secondary diode must be able to face. Because of the turning off spikes, a margin must also be taken.		
	(AL) and (ni) are the magnetic parameters.		
$(ni)_{max} = N \times n_{Vout} \times lpk_{max}$	(ni) _{max} must not exceed the ferrite (ni). Otherwise, the transformer may get saturated when the peak current is high.		
$A_{L} = \frac{L_{P}}{(N \times n_{Vout})^{2}}$	(A _L) is the ferrite constant that links the primary inductor value to the squared number of primary turns: Lp = A _L x n_p^2 .		

Error Amplifier

A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical DC voltage gain of 70 dB. The non inverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input. The maximum input bias current with the inverting input at 2.5 V is $-2.0 \,\mu$ A. This can cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.




Figure 1. Error Amplifier Compensation

The Error Amp Output (Pin 13) is provided for external loop compensation. The output voltage is offset by two diodes drops (\approx 1.4 V) and divided by three before it connects to the inverting input of the Current Sense Comparator. This guarantees that no drive pulses appear at the Source Output (Pin 3) when Pin 13 is at its lowest state (VOL). This occurs when the power supply is operating and the load is removed, or at the beginning of a soft–start interval. The Error Amp minimum feedback resistance is limited by the amplifier's minimum source current (0.2 mA) and the required output voltage (VOH) to reach the current sense comparator's 1.0 V clamp level:

R1(min) =
$$\frac{(3 \times 1 \text{ V}) + 1.4 \text{ V}}{0.2 \text{ mA}} = 22 \text{ k}\Omega$$

Current Sense Comparator and PWM Latch

The MC44605 operates as a current mode controller. The circuit uses a current sense comparator to compare the inductor current to the threshold level established by the Error Amplifier output (Pin 13). When the current reaches the threshold, the current sense comparator terminates the output switch conduction that has been initiated by the oscillator, by resetting the PWM Latch. Thus the error signal controls the peak inductor current on a cycle–by–cycle basis. This configuration ensures that only one single pulse appears at the Source Output during the appropriate oscillator cycle.




Figure 2. Output Totem Pole

The inductor current is converted to a voltage by inserting the ground referenced sense resistor R_S in series with the power switch Q1.

This voltage is monitored by the Current Sense Input (Pin 7) and compared to a level derived from the Error Amp output. The peak inductor current under normal operating conditions is controlled by the voltage at Pin 13 where:

$$I_{pk} \approx \frac{V_{(pin13)} - 1.4 \text{ V}}{3 \times \text{R}_{S}}$$

The Current Sense Comparator threshold is internally clamped to 1.0 V. Therefore the maximum peak switch current is:

$$I_{pk(max)} = \frac{1 V}{R_S}$$

Undervoltage Lockout Section

As depicted in Figure 3, an undervoltage lockout has been incorporated to guarantee that the IC is fully functional before allowing the system working.

In effect, the V_{CC} is connected to the non inverting input of a comparator that has an upper threshold equal to 14,5 V (typical V_{stup-th}) and a lower one equal to 7.5 V (typical V_{disable 2}). This hysteresis comparator enables or disables the reference block that generates the voltage and current sources required by the system.

This block particularly, produces V_{ref} (pin 16 voltage) and I_{ref} that is determined by the resistor R_{ref} connected between pin 16 and the ground:

$$I_{ref} = \frac{V_{ref}}{R_{ref}}$$
 where $V_{ref} = 2.5$ V (typically)




Figure 3. V_{CC} Management

In addition to this, V_{CC} is compared to a second threshold level that is nearly equal to 9 V (V_{disable1}) so that a signal UVLO1 is generated to reset the soft start block and so, to disable the output stage (refer to the Soft–Start §) as soon as V_{CC} becomes lower than V_{disable1}. In this way, the circuit is reset and made ready for a next start–up, before the reference block is disabled (refer to Figure 3). Thus, finally the upper limit for the minimum normal operating voltage is 9.4 V (maximum value of $V_{disable 1}$) and so the minimum hysteresis is 4.2 V. [($V_{stup-th}$)min = 13.6 V].

The large hysteresis and the low start-up current of the MC44605 make it ideally suited for off-line converter applications where efficient bootstrap start-up techniques are required.

Soft-Start Control Section

The V_{cs} value is clamped down to the pin 11 voltage.

So, if a capacitor is connected to this pin, its voltage increases slowly at the start–up (the capacitor is charged by an internal current source $0.4 I_{ref}$). So, V_{cs} is limited during the start–up and then a soft–start is performed.

This pin can be used to inhibit the circuit by applying a voltage that is lower than V_{SSinhi} (refer to page 4). Particularly, the MC44605 can be shutdown by connecting the soft–start pin to ground.

As soon as V_{dis1} is detected (that is V_{cc} lower than $V_{disable1}$), a signal UVLO1 is generated until the V_{cc} falls down to V_{dis2} (refer to the undervoltage lockout section §). During the delay between the disable1 and the disable2, using a transistor controlled by UVLO1, the pin 11 voltage is made equal to zero in order to make the soft–start arrangement ready to work for the next re–start.




Figure 4. Soft-Start

Oscillator Section (Figures 5 & 5b)

The oscillator and synchronization behavior is represented in Figure 5b.

The MC44605 oscillator achieves four functions:

- it fixes the free mode frequency
- it takes into account the synchronization signal
- it does not allow a new power switch conduction if the flyback is not in a dead-time state when the circuit works in demagnetization mode (pin 8 connected)
- it builds the Sf pulse required by the MPL block
 During the operating mode, the oscillator sawtooth can

vary between a valley value (1.6 V typically) and a peak one (3.6 V typically) and presents three distinct phases:

- the C_T charge
- the C_T discharge
- the phase during which the oscillator voltage is maintained equal to its valley value. This happens at the end of a discharge cycle when the synchronization or demagnetization condition does not allow a new CT charge phase. During this sequence, IREGUL compensates the charge current I_{charge}.


The oscillator has two working modes:

- a free one when there is no synchronization
- a synchronized one.


In the free working, the oscillator grows up from its valley value to its peak one for the charge phase and when once the peak value is reached, a discharge sequence makes the C_T voltage decrease down to its valley value. When the decrease phase is finished, a new charge cycle occurs if the demagnetization condition is achieved (V_{DT} high). Otherwise there is a REGUL phase until V_{DT} gets high.

In the synchronized mode, the charge cycle is only allowed when the synchronization signal gets high while a dead time has been detected (V_{DT} high). This charge phase is stopped when the synchronization signal has got low and when the oscillator voltage is higher than V_{int} , the intermediary voltage level used to generate the calibrated pulse Sf by comparing the C_T voltage to this threshold. So, when these two conditions are performed, a discharge sequence is set until the oscillator voltage is maintained constant thanks to the "REGUL" arrangement until the next synchronization pulse.

In both cases, during the charge phase, a signal V_S is generated. When Sf becomes high. V_S gets high and remains in this state until the PWN latch is set of Sf is low. Then, V_S keeps low until the next Sf high level. This oscillator behavior is obtained using the process described in Figure 5b.



b – Synchronized mode





In effect, the output of the latch L1 is:

- high during the oscillator capacitor charge and during the REGUL phase
- low for the oscillator capacitor discharge

Now, the latch L2 is set when the L1 output is high and the synchronization condition is performed (that is: sync = 1 -free mode or synchro signal high state) and during the dead–time (V_{DT} high). So, this latch is set for the C_T charge.

On the other hand, this latch is reset by the signal used to reset L1. Consequently, it is reset at the end of the charge phase.

- So, in any case, QL2 is:
- high during the $\overline{C_T}$ charge cycle
- low in the other cases

Thus, this latch enables to obtain a signal that is high for the charge phase and low in the other cases, whatever the mode (synchronized or free) and whatever the synchronization pulses width (higher than the delay necessary for the oscillator to reach its intermediary value or lower than this delay) in the synchronized mode.

That is why:

- the discharge current source must be connected to the oscillator capacitor when Q_{L1} is low. The condition (C_T voltage higher than the valley value) is added to stop the discharge phase as soon as the oscillator voltage is detected as lower than the valley value (without any delay due to the L1 latch propagation time).
- the REGUL current source must be connected when:
 - QL1 is high (charge or REGUL phase)
 - QL2 is low (the oscillator is not in a charge phase)
- On the other hand, the oscillator charge is stopped when: — the oscillator voltage reaches the peak value in the free mode
- the oscillator voltage is higher than the intermediary value (V_{int}) and the synchronization signal is negative, in the synchronized mode.

Consequently, in any case, Q_{L2} that is high during the oscillator charge phase, is high for the delay during which the oscillator voltage grows from the valley value up to the intermediary one. That is why the signal Sf (refer to the MPL block) that must be high when the oscillator voltage is between the valley value and the intermediary one during the charge phase (Q_{L2} high), is obtained using an AND gate with the following inputs:

- QL2 (QL2 high \leq charge phase)
- COSCINT (COSCINT high <=> the C_T voltage is lower than the intermediary value).

So, using the output of this AND gate, Sf is obtained.

This signal Sf is connected to a logic block consisting of two AND gates and an OR one. This block aims at supplying a signal VS that:

- gets high as soon as Sf becomes high if the PWM latch output is low
- gets low as soon as the PWM latch is set and then remains low until the next cycle.




Figure 5. Oscillator

Synchronization Section (Note 1)

The synchronization block consists of a protection arrangement similar to the demagnetization block one (a diode + a negative active clamping system (Note 2)). In addition to this, a high value resistor (R – about 50 k Ω) is incorporated as the pin 9 input is also used by the EHTOVP section.

The signal obtained at the output of this protection arrangement, is compared to a negative threshold (-200 mV, typically) so that when the synchronization pulse applied to the pin 9 (through a resistor or a resistors divider to adapt this input to the EHTOVP function), is higher than this threshold, the system considers that the synchronization condition is performed (free mode or synchronization signal high level).

- Note 1. The synchronization can be inhibited by connecting the pin 9 to the ground. By this means, a free mode is obtained.
- Note 2. This negative active clamping system works even if the circuit is off. This feature is really useful as synchronization pulses may be applied while the product is off.




Figure 6. Synchronization

Demagnetization Section

This block is incorporated to detect the complete core demagnetization in order to prevent the power MOSFET from switching on if the converter is not in a dead time phase. That is why this block inhibits any oscillator re–start as long as the inductor current is not finished (from the beginning of the on–time to the end of the demagnetization phase).

In a fly–back, a good means to detect the demagnetization phase consists in using the V_{CC} winding voltage. In effect, this voltage is:

- negative during the on-time,
- positive during the off-time,
- equal to zero for the dead-time with generally a ringing (refer to Figure 7).




Figure 7. Demagnetization Detection

That is why, the MC44605 demagnetization detection consists of a comparator that compares the V_{CC} winding voltage to a reference that is typically equal to 65 mV.

A diode D is incorporated to clamp the positive applied voltages while an active clamping system limit the negative voltages to typically –0.33 V. This negative clamp level is high enough to avoid the substrate diode switching on.

A latch system is incorporated to keep the demagnetization block output level low as soon as a voltage lower than 65 mV is detected and as long as a new restart is produced (high level on the output (refer to Figure 8). This process avoids that any ringing on the signal used on the pin 8, disrupts the demagnetization detection (refer to Figure 7). Finally, this method results in a very accurate demagnetization phase detection, and the signal V_{DT} drawn from this block is high only for the dead time. Therefore, an oscillator re–start and so, a new power switch conduction is only allowed during the dead–time.

For a higher safety, the $V_{demagout}$ output of the demagnetization block is also directly connected to the output, to disable it during the demagnetization phase (refer to the block diagram).

The demagnetization detection can be inhibited by connecting pin 8 to the ground but in this case, a timer (about $3 \mu s$) that is incorporated to set the latch when it can not be set by V_{demagout}, results in a minimum off-time (refer to Figure 8).




Figure 8. Demagnetization Block

Overvoltage Protection Section

The overvoltage arrangement compares a portion V_{cc} to V_{ref} (2,5 V) (refer to Figure 9). In fact, this threshold corresponds to a V_{CC} equal to to 17 V. When the V_{cc} is higher than this level, the output is latched off until a new circuit re-start.




Figure 9. Overvoltage Protection

A delay (2 μ s) is incorporated in order to avoid any activation due to interferences by only taking into account the overvoltages that last at least 2 μ s.

The V_{CC} is connected when once the circuit has started-up in order to limit the circuit start-up consumption (T is switched on when once V_{ref} has been generated).

The overvoltage section is enabled 5 μ s after the regulator has started to allow the reference V_{ref} to stabilize.

E.H.T. Overvoltage Protection Section

This block uses the synchronization input as this section is incorporated to detect too high synchronization pulses and then to activate the device definitive latch in this case.




Figure 10. E.H.T. OVP

This block consists of a high impedance resistors bridge (R is nearly equal to 50 k Ω – refer to Figure 10) so that the EHTovp threshold is 7.5 V. So, using an external resistors bridge (r1, r2 <<R), the synchronization pulse level above which the working must be considered as wrong, can be adjusted.

For instance, if this threshold value is required to be equal to 30 V, V_{pin9} must be equal to 7.5 V when the synchronization pulse value is 30 V.

So, in this case:

$$30 \times \frac{r2}{r1 + r2} = 7.5$$

Then, the ratio (r1/r2) can be deducted:

$$\frac{r1}{r2} = 3$$

So, as r1 and r2 must be negligible in relation to R (about 50 k Ω), the couple of resistors can be chosen as follows:

 $r1 = 3 k\Omega$

and:

 $r2 = 1 k\Omega$

Winding Short Circuit Detection Section (WSCD)

The MC44605 being designed to control a Fly–Back SMPS, this block is incorporated to detect a short circuit on a transformer winding or on an output diode (refer to Figure 11).




Figure 11. Winding Short Circuit Fault

In the case of a Winding Short Circuit, the primary inductor L_p is short circuited and then the current increase is only controlled by the leakage inductor L_{leak} .

In current mode, the power switch conduction is stopped when the inductor current is detected as high enough, by the controller. In fact, when the current sense resistor (R_s) voltage gets equal to V_{cs} , the current sense comparator switches to reset the output.

Now, the circuit has a propagation delay and the power switch needs some time to turn off. Consequently, there is a delay δt between the moment at which the R_S voltage gets equal to V_{CS} and the actual current increase stop. So, this results in an overcurrent (refer to Figure 12).




Figure 12. Overcurrent in a WSCD Case

Now, in normal working, this overcurrent Δ Ipk is equal to:

$$\Delta lpk = \frac{Vin \times \delta t}{L_P}$$

where: Vin is the input voltage (rectified a.c. line)

While in a WSCD case:

$$(\Delta lpk)_{WSCD} = \frac{Vin \times \delta t}{L_{leak}}$$

Consequently, as the leakage inductor value is generally much lower than the primary one (less than 5% generally), the overcurrent is much higher in the WSCD case. That is why this fault can be detected by detecting the high overcurrents.

So, the WSCD block consists of comparing the sensed current to a reference equal to: $(V_{cs} + V_{shift})$, where V_{shift} is a voltage proportional to the current injected in the pin 15 (refer to Figure 13).




Figure 13. WSCD

Now, as the overcurrent level depends on the input voltage V_{in} , it is preferable to use a V_{shift} proportional to this input voltage instead of a constant V_{shift} . So, the WSCD pin must be connected to V_{in} through a resistor that fixes V_{shift} by adjusting the current injected in this pin 15.

Finally, when there is a winding short circuit, an overcurrent is detected by the WSCD comparator. The output of this comparator, V_{WSCD} , is connected to the disabling block (refer to the disabling block §).

Maximum Power Limitation Section (MPL)

The MPL block is designed to calculate this input power using the following equation:

$$\mathsf{Pin} = \frac{1}{2} \times \mathsf{L}_{\mathsf{P}} \times \mathsf{lpk}^2 \times \mathsf{f}$$

where: Lp is the inductor value

Ipk is the inductor peak current

f is the switching frequency

As V_{cs} is proportional to the inductor peak current ($V_{cs} = R_s x$ Ipk), the squared Ipk value is estimated by building a current source proportional to V_{cs}^2 . This current is chopped by a calibrated pulse Sf, generated at each new oscillator cycle (refer to Figure 14).

Finally, using an external resistor and capacitor network (R_{MPL}, C_{MPL}) on the MPL pin, a voltage V_{MPL} , proportional to the input power can be obtained. In effect,

n effect,

$$V_{MPL} = R_{MPL} \times k_{MPL} \times Vcs^2 \times \frac{(Sf)}{T}$$

where: kMPL is the multiplier gain

(Sf) is the width of the calibrated pulse

T is the switching (oscillator) period

Now, as Sf is built comparing the oscillator to a constant level, (Sf) is proportional to R_{ref} and C_T:

$$(Sf) = k1 \times R_{ref} \times C_T$$

where: k1 is a constant

On the other hand, k_{MPL} that is depending on the reference current source I_{ref} , is proportional to $1/R_{ref}$:

$$k_{MPL} = k2 \times \frac{1}{R_{ref}}$$

where: k2 is a constant

So:

$$V_{MPL} = R_{MPL} \times k1 \times k2 \times Vcs^2 \times f \times C_T$$

where: CT is the oscillator capacitor

Finally:

$$V_{MPL} = R_{MPL} \times \Gamma_{MPL} \times Vcs^2 \times f \times C_T$$

where: Γ_{MPL} is the MPL parameter as defined in the specification. This is a constant equal to the product (k1 x k2).

Now, as:

$$\mathsf{Pin} = \frac{1}{2} \times \mathsf{L}_{\mathsf{P}} \times \mathsf{lpk}^2 \times \mathsf{f}$$

and:

So:

$$Vcs = R_S \times Ipk$$

$$V_{MPL} = \frac{2 \times R_{MPL} \times \Gamma_{MPL} \times C_T \times R_S^{2}}{L_P} \times Pin$$

A comparator is used to compare V_{MPL} to V_{ref} , the output of which, Dis_{MPL} , is connected to the "definitive inhibition latch" of the disabling block. So, when the calculated power is higher than the threshold, the circuit is definitively disabled (the system considers that there is an overload condition).

Finally, replacing V_{MPL} by 2.5 V (the threshold value), the R_{MPL} value to be used, can be deducted:




Figure 14. OHD and MPL

Overheating Detection Section (O.H.D.)

In the MPL block, the converter input power is calculated. In the O.H.D. block, that is the power MOSFET heating which is calculated, using the following equation:

$$p_{on} = \frac{1}{3} \times R_{dson} \times Ipk^2 \times d$$

where: pon are the power switch on-time losses

R_{dson} is the conduction MOSFET resistor d is the duty cycle

As in the MPL section, the squared Ipk term is estimated by building a current source proportional to Vcs².

The duty cycle is taken into account thanks to the action on this current source of a "chopper" controlled by the circuit output. By this means, the pin 6 average current is proportional to the squared peak current multiplied to the duty cycle (refer to Figure 14).

So, using an external resistor and capacitor network (R_{OHD},C_{OHD})onthispin,avoltageV_{OHD},proportionalto the conduction losses can be obtained.

Like in the MPL block, this voltage V_{OHD}, is compared to 2.5 V. If V_{OHD} gets higher than this threshold, the disabling block is activated by Dis_{OHD} (output of the comparator).

The external resistor R_{OHD} choice enables to obtain a calculated V_{OHD} equal to 2.5 V when the conduction losses are equal to their maximum value.

In effect,

$$V_{OHD} = R_{OHD} \times k_{OHD} \times Vcs^2 \times d$$

where: kOHD is the multiplier gain

Now, as kOHD that is depending on the reference current source I_{ref}, is proportional to 1/R_{ref}:

$$k_{OHD} = k2 \times \frac{1}{R_{ref}}$$

where: k2 is a constant

So:

$$V_{OHD} = R_{OHD} \times k2 \times \frac{Vcs^2}{R_{ref}} \times d$$

Finally:

$$V_{OHD} = \frac{R_{OHD} \times \Gamma_{OHD} \times Vcs^2 \times d}{R_{ref}}$$

where: Γ_{OHD} is the OHD parameter as defined in the specification. This is a constant equal to k2.

Now, as:

$$Vcs = R_S \times Ipk$$

So, replacing Vcs and using the pon equation:

$$V_{OHD} = \frac{3 \times R_{OHD} \times \Gamma_{OHD} \times R_{S}^{2}}{R_{ref} \times R_{dson}} \times p_{on}$$

So, by choosing the value of R_{OHD}, the heating corresponding to V_{ref} is determined. If the MOSFET dissipation is such that the heating is higher than this threshold, the "definitive inhibition latch" of the Disabling Block is activated and so, the output gets definitively disabled.

Consequently, by replacing V_{OHD} by 2.5 V (threshold value) in the last equation, the value R_{OHD} to use, can be deducted:

$$R_{OHD} = \frac{2.5 \times R_{ref} \times R_{dson}}{3 \times \Gamma_{OHD} \times R_{S}^{2} \times (p_{on})_{max}}$$

where: (p_{on})_{max} are the maximum on time losses that are acceptable.

Disabling Block Section

This section consists of a "definitive inhibition latch" (directly supplied by the V_{cc}) that disables the output (the output is forced to zero).

In effect, this block aims at definitively disabling the circuit when one of the following faults is detected:

- a Winding Short Circuit
- too high synchronization pulses
- a too high input power
- a too high power switch (MOSFET) heating

The signals corresponding to these faults are high when a fault is detected (for instance, when the input power is detected as too high, DisMPL is high).

When one (or several) of these four faults is detected, a current source charges C_{ext} (with a certain duty cycle) and when its voltage becomes higher than V_{ref} , the definitive inhibition latch is activated. Thus, the circuit gets definitively disabled after a delay depending on C_{ext} .

According to the detected fault, the current that charges C_{ext} is not the same:

The typical values are:

— 260 µA for EHTOVP and WSCD

- 8.5 μ A for OHD and MPL

when R_{ref} is equal to 10 k Ω .





Figure 15. Disabling Block

This latch is reset when the V_{cc} falls down to about 3 V. In this case, if a new start up is performed, the circuit will work normally (until this fault or another one is detected).

Practically, to re–start after a fault has shutdown the circuit, the converter must be turned off for a time long enough to enable the V_{CC} capacitor discharge (repair time...).

Note: As V_{WSCD} is generally a really narrow pulse, it is necessary to add a latch and a delay to build a 4 μ s width pulse when V_{WSCD} becomes high.

Application Schematic



Mains input range: 90 Vac <-> 264 Vac Synchronization range: 30 kHz <-> 100 kHz


> Orega Transformer ref. G5984–00 (Lp = 195 μ H)

Performances	
--------------	--

Input Voltage		90–260 Vac				
Synchronization Range		30 to 100 kHz				
Outputs	160 V		100 mA			
	70 V		200 mA			
	40 V		500 mA			
	13.5 V		650 mA			
	8 V		500 mA			
Measured Efficiency (Pout = 64 W)	30 kHz	110 Vac (Input)	80%			
	- ЭU КП2 -	220 Vac	83%			
	60 kHz	110 Vac	81%			
	00 KHZ	220 Vac	82%			
	100 kHz	110 Vac	80%			
		220 Vac	80%			
Standby Losses (No Load – Pout = 0)	110 Vac		2.0 W			
	220 Vac	220 Vac				
EHTovp Threshold		28 V				
Maximum Power Limitation	30 kHz	110 Vac (Input)	86 W (Input)			
	ЭU КП2 -	220 Vac	87 W			
	60 kHz -	110 Vac	90 W			
		220 Vac	95 W			
	100 kHz	110 Vac	94 W			
	100 KHZ	220 Vac	110 W			
Overheating Detection	30 kHz		85 V			
(Pout = 64 W): The input rms levels at which the circuit detects an OHD case.	60 kHz		76 V			
	100 kHz		76 V			
Winding Short Circuit Detection	(Tested by short circu	Fully Functional (Tested by short circuiting one output diode or one transformer winding)				

PACKAGE DIMENSIONS

PDIP-16 P SUFFIX CASE 648-08 ISSUE R



GreenLine is a trademark of Motorola, Inc.

ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich Time) Email: ONlit–german@hibbertco.com

- French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time) Email: ONlit_french@hibbertco.com
- English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time) Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST) Email: ONlit–spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001–800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.