

Product Preview

Y-C Picture-in-Picture (PIP) Controller

The MC44462 Y–C PIP controller is a low cost member of a family of high performance PIP controllers and video signal processors for television. It is a follow–up to the MC44461 PIP and has a modified input selection to allow higher performance in TV systems which have S–Video inputs on the back panel. The S–Video input is separate luma (luminance) and chroma components. It is NTSC compatible and contains all the analog signal processing, control logic and memory necessary to provide for the overlay of a small picture from a second non synchronized source onto the main picture of a television. All control and setup of the MC44462 is via a standard two pin I²C bus interface. The device is fabricated using BICMOS technology. It is available in a 56–pin shrink dip (SDIP) package.


The main features of the MC44462 are:

- Switchable PIP Composite Video Signals Video 1 and Video 2
- S-Video Output Allows High Performance in TV
- Two PIP Sizes; 1/16 and 1/9 Screen Area
- Freeze Field Feature
- Variable PIP Position in 64-X by 64-Y Steps
- PIP Border with Programmable Color
- Programmable PIP Tint and Saturation Control
- Automatic Main to PIP Contrast Balance
- Vertical Filter
- Integrated 64 k Bit DRAM Memory Resulting in Minimal RFI
- Minimal RFI Allows Simple Low Cost Application into TV
- I2C Bus Control No External Variable Adjustments Needed
- Operates from a Single 5.0 V Supply
- Economical 56-Pin Shrink DIP Package

MC44462


Y-C PICTURE-IN-PICTURE (PIP) CONTROLLER

SEMICONDUCTOR
TECHNICAL DATA



ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC44462B	$T_J = -65^{\circ} \text{ to } +150^{\circ}\text{C}$	SDIP



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{DD}	-0.5 to +6.0	V
Power Supply Voltage	Vcc	-0.5 to +6.0	V
Input Voltage Range	VIR	-0.5, V _{DD} + 0.5	V
Output Current	IO	160	mA
Power Dissipation Maximum Power Dissipation @ 70°C Thermal Resistance, Junction–to–Air	P _D R _θ JA	1.3 59	W °C/W
Junction Temperature (Storage and Operating)	TJ	-65 to +150	°C

NOTE: ESD data available upon request.


ELECTRICAL CHARACTERISTICS ($V_{CC} = V_{DD} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
POWER SUPPLY			•		•
Total Supply (Pins 8, 15, 43 and 50)	Total I _{Supply}	-	100	160	mA
VIDEO					•
Composite Video Input (Pin 34 or 36)	CVi	_	1.0	_	Vpp
Luma Output (Pin 49, Unterminated)	-	-	2.0	-	Vpp
Video Output DC Level (Sync Tip)	-	-	1.0	-	Vdc
Video Gain	-	-	6.0	-	dB
Video Frequency Response (Main Video to −1.0 dB)	-	-	10	-	MHz
Color Bar Accuracy	-	-	±4.0	-	deg
Video Crosstalk (@ 75% Color Bars) Main to PIP PIP to Main	-	<u>-</u>	55 55	<u>-</u>	dB
Output Impedance	-	_	5.0	_	Ω
HORIZONTAL TIMEBASE	-		•		•
Free Run HPLL Frequency (Pin 16)	_	-	15734	-	Hz
HPLL Pull-In Range	-	-	±400	-	Hz
HPLL Jitter	_	-	±4.0	-	ns
Burst Gate Timing (from Trailing Edge Hsync, Pin 24)	-	-	1.0	-	μѕ
Burst Gate Width	_	-	4.0	-	μѕ
VERTICAL TIMEBASE			•		•
Vertical Countdown Window	_	-	232 – 296	-	H lines
Vertical Sync Integration Time	-	-	31	-	μs
ANALOG TO DIGITAL CONVERTER					•
Resolution	_	-	6	-	Bits
Integral Non–Linearity	-	-	±1	-	LSB
Differential Non–Linearity	-	-	+2/-1	-	LSB
ADC – Y Frequency Response @ –5.0 dB	-	-	1.0	-	MHz
ADC – U, V Frequency Response @ –5.0 dB	-	-	200	-	kHz
Sample Clock Frequency (4/3 F _{SC})	-	_	4.773	_	MHz

ELECTRICAL CHARACTERISTICS (continued) ($V_{CC} = V_{DD} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.)


Characteristic	Symbol	Min	Тур	Max	Unit
DIGITAL TO ANALOG CONVERTER	•	•			•
Resolution	-	_	_	6	Bits
Integral Non–Linearity	-	-	±1	-	LSB
Differential Non-Linearity	-	_	+2/-1	-	LSB
Tint DAC Control Range (in 64 Steps)	-	-	±10	-	Deg
Saturation DAC Control Range (in 64 steps)	-	-	±6.0	-	dB
NTSC DECODER	•	•	•		•
Color Kill Threshold	-	_	-24/-16	-	dB
Threshold Hysteresis	_	-	±1.0	-	dB
ACC (Chroma Amplitude Change, +3.0 dB to -12 dB)	-	-	±0.5	-	dB
PIP CHARACTERISTICS	•	•			•
PIP Size 1/9 Screen Horizontal 1/9 Screen Vertical 1/16 Screen Horizontal 1/16 Screen Vertical	-	- - -	114 71 84 53	- - - -	pels lines pels lines
Border Size Horizontal	_	-	3	-	pels
Border Size Vertical	_	_	2	_	lines
Output PEL Clock (4 F _{SC})	-	_	14.318	_	MHz
Position Control Range Horizontal (% of Main Picture), 64 Steps	-	_	100	_	%
Position Control Range Vertical (% of Main Picture), 64 Steps	_	_	100	_	%

Figure 1. Representative Block Diagram



This device contains approximately 500,000 active transistors.

Figure 2. Application Circuit



X2 – 14.31818 MHz – Fox 143–20 or equivalent X3 – 14.31818 MHz – Fox 143–20 or equivalent

NOTE: For proper noise isolation, Power Supply Pins 8, 14, 43 and 50 should be bypassed by both high and low frequency capacitors. As a guideline, a 10 μF in parallel with a 0.1 μF at each supply pin is recommended.

12C REGISTER DESCRIPTIONS

Base write address = 24h Base read address = 25h

Read Register

There are two active bits in the single read byte available from the MC44462 as follows:

Write Vertical Indicator (WVI0) - D7

When 0 indicates that the write operation specified by the last I²C command has been completed.

PIP Sync Detect Bit (PSD0) - D1

When 0 indicates that the PIP video H pulses are present and the horizontal timebase oscillator is within acceptable limits.

Write Registers

Read Start Position/Write Start Position Registers

Sub-address = 00h

Write Raster Position Start Bits (WPS0-2) - D0-D2

Establishes the horizontal beginning of the PIP and its black level measurement gate. This beginning may be varied by approximately 3.0 μ s. The position of this pulse may be observed through the Multi Test Pin 30 (See Test Mode Register Sub–address 03h).

Read Raster Position Bits (RPS0-3) - D4-D7

Establishes the clamp gate position for the black level reference for the main picture. This position may be varied by approximately 5.0 μ s. The position of this pulse may be observed through the Multi Test Pin 30 (See Test Mode Register Sub-address 03h).

Pip Switch Delay/Vertical Filter Register

Sub-address = 01h

PIP Switch Delay Bits (PSD0-3) - D0-D3

Delays the start of PIP on time relative to the PIP picture. These bits are used to center the PIP border and PIP picture in the horizontal direction.

Vertical Filter Bit (VFON) - D4

When the filter is activated (VFON = 1) a three line weighted average is taken to provide the data stored in the field memory.

Border Color Register

Sub-address = 02h

Border Color Bits (BC0-2) - D0-D2

These Bits control the color of the border. Note that when using one of the saturated border colors it is possible to get objectionable dot crawl at the edge of the border in some TVs unless appropriate comb filtering is used in the TV circuitry.

BC (2:0)	Border Color		
000	Black		
001	White 70%		
010	No Border (clear)		
011	No Border (clear)		
100	Blue		
101	Green		
110	Red		
111	White		

Test Mode/Main Vertical and Horizontal Polarity Register Sub-address = 03h

Internal Test Mode Register (ITM0–2) – D0–D2

Sets the Multi Test Pin output to provide one of several internal signals for test and production alignment. Also controls the test memory address counter.

ITM (2:0) Multi-Test I/O and Function		
000	Input – Analog Test mode	
001	Input – Digital Test mode	
010	Output – Sync Detect	
011	Output – PIP Switch	
100	Output – PIP H Detect	
101	Output – PIP V Detect	
110	Output – PIP Clamp	
111	Output – Main Clamp	

Main vertical polarity select bit (MVP0) – D6

Selects polarity of active level of vertical reference input. 0 = positive going, 1 = negative going.

Main horizontal polarity select bit (MHP0) - D7

Selects polarity of active level of horizontal reference input. 0 = positive going, 1 = negative going.

PIP Freeze/PIP Size/Main and PIP Video Source Register Sub-address = 04h

PIP Freeze Bit (STIL0) - D4

When set to one, the most recently received field is continuously displayed until the freeze bit is cleared.

PIP Size Bit (PSI90) - D5

Switches the PIP size between 1/16 main size (when 0) and 1/9 main size (when 1).

Video Type Select Bit (YCPSEL) - D6

Selects which video type will be applied to the PIP input.

PIP Video Source Select Bit (PSEL0) - D7

Selects which composite video input will be applied to the video decoder to provide the PIP video in CV mode.

PSEL	YCPSEL	Function
0	1	YC Input to PIP
0 1	0	CV ₁ Input to PIP CV ₂ Input to PIP

PIP On/PIP Blank Register

Sub-address = 05h

PIP On Bit (PON0) - D0

When on (1) turns the PIP on.

PIP Blanking Bit (PBL0) - D4

When on (1) sets the PIP to black. If the PIP is off, then it will be black if it is turned on. Overrides all other settings of the PIP control.

PIP X Position Register

Sub-address = 06h

X Position Bits (XPS0-5) - D0-D5

Moves the PIP start position from the left to the right edge of the display in 64 steps. There is protection circuitry

to prevent the PIP from interfering with the main picture sync pulses.

PIP Y Position Register

Sub-address = 07h

Y Position Bits (YPS0-5) - D0-D5

Moves the PIP start position from the top to the bottom edge of the display in 64 steps. There is protection circuitry to prevent the PIP from interfering with the main picture sync pulses.

PIP Chroma Level Register

Sub-address = 08h

Chroma (C0-5) - D0-D5

The color of the PIP can be adjusted to suit viewer preference by setting the value stored in these bits. A total of 64 steps varies the color from no color to maximum. This control acts in conjunction with the auto phase control.

PIP Tint Level Register

Sub-address = 09h

Tint (T0-5) - D0-D5

An auto phase control compares the main color burst to the internally generated pseudo color burst so that the tints are matched. In addition to this, the tint of the PIP can be varied $\pm 10^{\circ}$ in a total of 64 steps by changing the value of these bits to suit viewer preference.

PIP Luma Delay Register

Sub-address = 0Ah

Y Delay (YDL0-2) - D0-D2

Since the Chroma passes through a bandpass filter and the color decoder, it is delayed with respect to the Luma signal. Therefore, to time match the Luma and Chroma these bits are set to a single value determined to be correct in the application.

Pip Fill/Test Register

Sub-address = 0Ch

PIP Fill Bits (PIPFILL0-1) - D0-D1


May be used to fill the PIP with one of three selectable solid colors

Test Register Bits (INTC0 and MACR0) – D6–D7 Used for production test only.

12C REGISTER TABLE

Sub-	Data Bit							
address	D7	D6	D5	D4	D3	D2	D1	D0
00	RPS3	RPS2	RPS1	RPS0	-	WPS2	WPS1	WPS0
01	-	-	-	VFON	PSD3	PSD2	PSD1	PSD0
02	-	-	-	-	-	BC2	BC1	BC0
03	MHP0	MVP0	-	-	-	ITM2	ITM1	ITM0
04	PSEL0	YCPSEL	PSI90	STIL0	-	-	-	-
05	-	-	-	PBL0	-	-	-	PON0
06	-	-	XPS5	XPS4	XPS3	XPS2	XPS1	XPS0
07	-	-	YPS5	YPS4	YPS3	YPS2	YPS1	YPS0
08	-	-	C5	C4	C3	C2	C1	C0
09	-	-	T5	T4	Т3	T2	T1	T0
0A	-	-	-	-	-	YDL2	YDL1	YDL0
0B	-	-	-	-	-	-	-	-
0C	_	-	-	-	-	-	-	-

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



