High Speed Double-Ended PWM Controller

The MC34025 series are high speed, fixed frequency, double–ended pulse width modulator controllers optimized for high frequency operation. They are specifically designed for Off–Line and DC–to–DC converter applications offering the designer a cost effective solution with minimal external components. These integrated circuits feature an oscillator, a temperature compensated reference, a wide bandwidth error amplifier, a high speed current sensing comparator, steering flip–flop, and dual high current totem pole outputs ideally suited for driving power MOSFETs.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, and a latch for single pulse metering.

The flexibility of this series allows it to be easily configured for either current mode or voltage mode control.

- 50 ns Propagation Delay to Outputs
- Dual High Current Totem Pole Outputs
- Wide Bandwidth Error Amplifier
- Fully-Latched Logic with Double Pulse Suppression
- Latching PWM for Cycle-By-Cycle Current Limiting
- Soft-Start Control with Latched Overcurrent Reset
- Input Undervoltage Lockout with Hysteresis
- Low Start-Up Current (500 µA Typ)
- Internally Trimmed Reference with Undervoltage Lockout
- 90% Maximum Duty Cycle (Externally Adjustable)
- Precision Trimmed Oscillator
- Voltage or Current Mode Operation to 1.0 MHz
- Functionally Similar to the UC3825

Simplified Application 16 15 5.1V V_{ref} 0 -0 Reference **VCC** Clock 0 5 UVLO R_T 0 Oscillator 13 Ст -0 V_C 6 14 7 Output B Ramp 0 Latching Error Amp PWM and Output Steering Error Noninverting Flip Flop 2 **Amp** Output A Input O _o Power Inverting O-12 Ground Input 1 Current Soft-Start Soft-Start Limit/ Shutdown 10 Ground

This device contains 227 active transistors.



ON Semiconductor

http://onsemi.com


MARKING DIAGRAMS



PDIP-16 P SUFFIX CASE 648








= 3 or 4

A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping
MC33025DW	SO-16L	47 Units/Rail
MC33025DWR2	SO-16L	1000 Tape & Reel
MC33025P	PDIP-16	25 Units/Rail
MC34025DW	SO-16L	47 Units/Rail
MC34025DWR2	SO-16L	1000 Tape & Reel
MC34025P	PDIP-16	25 Units/Rail

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	30	V
Output Driver Supply Voltage	VC	20	V
Output Current, Source or Sink (Note 1.) DC Pulsed (0.5 μs)	lo	0.5 2.0	А
Current Sense, Soft-Start, Ramp, and Error Amp Inputs	V _{in}	-0.3 to +7.0	V
Error Amp Output and Soft–Start Sink Current	lo	10	mA
Clock and R _T Output Current	lco	5.0	mA
Power Dissipation and Thermal Characteristics SO–16 Package (Case 751G) Maximum Power Dissipation @ T _A = +25°C Thermal Resistance, Junction–to–Air DIP Package (Case 648) Maximum Power Dissipation @ T _A = +25°C Thermal Resistance, Junction–to–Air	P _D R _θ JA P _D R _θ JA	862 145 1.25 100	mW °C/W W °C/W
Operating Junction Temperature	TJ	+150	°C
Operating Ambient Temperature (Note 2.) MC34025 MC33025	TA	0 to +70 -40 to +105	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

ELECTRICAL CHARACTERISTICS (V_{CC} = 15 V, R_T = 3.65 k Ω , C_T = 1.0 nF, for typical values T_A = +25°C, for min/max values T_A is the operating ambient temperature range that applies [Note 2.], unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
REFERENCE SECTION		•			
Reference Output Voltage (I _O = 1.0 mA, T _J = +25°C)	V _{ref}	5.05	5.1	5.15	V
Line Regulation (V _{CC} = 10 V to 30 V)	Regline	-	2.0	15	mV
Load Regulation (I _O = 1.0 mA to 10 mA)	Reg _{load}	-	2.0	15	mV
Temperature Stability	TS	-	0.2	_	mV/°C
Total Output Variation over Line, Load, and Temperature	V _{ref}	4.95	-	5.25	V
Output Noise Voltage (f = 10 Hz to 10 kHz, T _J = +25°C)	Vn	_	50	_	μV
Long Term Stability (T _A = +125°C for 1000 Hours)	S	_	5.0	_	mV
Output Short Circuit Current	Isc	-30	-65	-100	mA
OSCILLATOR SECTION	•	•			
Frequency $T_J = +25^{\circ}C$ Line ($V_{CC} = 10 \text{ V to } 30 \text{ V}$) and Temperature ($T_A = T_{low}$ to T_{high})	f _{osc}	380 370	400 400	420 430	kHz
Frequency Change with Voltage (V _{CC} = 10 V to 30 V)	$\Delta f_{OSC}/\Delta V$	-	0.2	1.0	%
Frequency Change with Temperature (T _A = T _{Iow} to T _{high})	$\Delta f_{OSC}/\Delta T$	-	2.0	-	%
Sawtooth Peak Voltage	VP	2.6	2.8	3.0	V
Sawtooth Valley Voltage	VV	0.7	1.0	1.25	V
Clock Output Voltage High State Low State Maximum package power dissipation limits must be observed.	VOH VOL	3.9 -	4.5 2.3	_ 2.9	V

Maximum package power dissipation limits must be observed.

 $T_{low} = 0^{\circ}C$ for MC34025 $T_{high} = +70^{\circ}C$ for MC34025 $= +40^{\circ}C$ for MC33025 $= +105^{\circ}C$ for MC33025

^{2.} Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

ELECTRICAL CHARACTERISTICS (V_{CC} = 15 V, R_T = 3.65 k Ω , C_T = 1.0 nF, for typical values T_A = +25°C, for min/max values T_A is the operating ambient temperature range that applies [Note 2.], unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
ERROR AMPLIFIER SECTION					
Input Offset Voltage	V _{IO}	_	_	15	mV
Input Bias Current	I _{IB}	ı	0.6	3.0	μΑ
Input Offset Current	IIO	ı	0.1	1.0	μА
Open–Loop Voltage Gain (VO = 1.0 V to 4.0 V)	AVOL	60	95	_	dB
Gain Bandwidth Product (T _J = +25°C)	GBW	4.0	8.3	_	MHz
Common Mode Rejection Ratio (V _{CM} = 1.5 V to 5.5 V)	CMRR	75	95	_	dB
Power Supply Rejection Ratio (V _{CC} = 10 V to 30 V)	PSRR	85	110	-	dB
Output Current, Source ($V_O = 4.0 \text{ V}$) Sink ($V_O = 1.0 \text{ V}$)	I _{Source} I _{Sink}	0.5 1.0	3.0 3.6	_ _	mA
Output Voltage Swing, High State ($I_O = -0.5 \text{ mA}$) Low State ($I_O = 1.0 \text{ mA}$)	VOH VOL	4.5 0	4.75 0.4	5.0 1.0	V
Slew Rate	SR	6.0	12	_	V/µs
PWM COMPARATOR SECTION	•				
Ramp Input Bias Current	I _{IB}	-	-0.5	-5.0	μА
Duty Cycle, Maximum Minimum	DC _(max) DC _(min)	80 -	90	_ 0	%
Zero Duty Cycle Threshold Voltage Pin 3(4) (Pin 7(9) = 0 V)	V _{th}	1.1	1.25	1.4	V
Propagation Delay (Ramp Input to Output, T _J = +25°C)	^t PLH(in/out)	-	60	100	ns
SIFT-START SECTION	, ,		1		
Charge Current (VSoft-Start = 0.5 V)	I _{chg}	3.0	9.0	20	μА
Discharge Current (V _{Soft} –Start = 1.5 V)	Idischg	1.0	4.0	_	mA
CURRENT SENSE SECTION					
Input Bias Current (Pin 9(12) = 0 V to 4.0 V)	I _{IB}	_	_	15	μА
Current Limit Comparator Threshold	V _{th}	0.9	1.0	1.10	V
Shutdown Comparator Threshold	V _{th}	1.25	1.40	1.55	
Propagation Delay (Current Limit/Shutdown to Output, T _J = +25°C)	tPLH(in/out)	-	50	80	ns
OUTPUT SECTION					
Output Voltage Low State (ISink = 20 mA) (ISink = 200 mA) High State (ISource = 20 mA) (ISource = 200 mA)	V _{OL}	- - 13 12	0.25 1.2 13.5 13	0.4 2.2 –	V
Output Voltage with UVLO Activated (V _{CC} = 6.0 V, I _{Sink} = 0.5 mA)	VOL(UVLO)	_	0.25	1.0	V
Output Leakage Current (V _C = 20 V)	IL	_	100	500	μΑ
Output Voltage Rise Time (C _L = 1.0 nF, T _J = +25°C)	t _r	_	30	60	ns
Output Voltage Fall Time (C _L = 1.0 nF, T _J = +25°C)	t _f	_	30	60	ns
UNDERVOLTAGE LOCKOUT SECTION			1		
Start-Up Threshold (V _{CC} Increasing)	V _{th(on)}	8.8	9.2	9.6	V
UVLO Hysteresis Voltage (V _{CC} Decreasing After Turn–On)	VH	0.4	0.8	1.2	V
TOTAL DEVICE					
Power Supply Current Start-Up (V _{CC} = 8.0 V) Operating	ICC	_ _	0.5 25	1.2 35	mA
Maximum package power dissination limits must be observed			1		1

^{1.} Maximum package power dissipation limits must be observed.

 $T_{high} = +70^{\circ}C$ for MC34025 $= -40^{\circ}$ C for MC33025 = +105°C for MC33025

^{2.} Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible. $T_{low} = 0$ °C for MC34025 $T_{high} = +70$ °C for MC34025




Figure 1. Timing Resistor versus Oscillator Frequency




Figure 2. Oscillator Frequency versus Temperature




Figure 3. Error Amp Open Loop Gain and Phase versus Frequency




Figure 4. PWM Comparator Zero Duty Cycle Threshold Voltage versus Temperature




Figure 5. Error Amp Small Signal Transient Response




Figure 6. Error Amp Large Signal Transient Response




Figure 7. Reference Voltage Change versus Source Current




Figure 8. Reference Short Circuit Current versus Temperature





Figure 9. Reference Line Regulation



V_{ref} LINE REGULATION 1.0 mA – 10 mA 2.0 ms/DIV

Figure 10. Reference Load Regulation




Figure 11. Current Limit Comparator Threshold Change versus Temperature




Figure 12. Shutdown Comparator Threshold Voltage versus Temperature




Figure 13. Soft-Start Charge Current versus Temperature




Figure 14. Output Saturation Voltage versus Load Current





Figure 15. Drive Output Rise and Fall Time



OUTPUT RISE & FALL TIME 10.0 nF LOAD 50 ns/DIV

Figure 16. Drive Output Rise and Fall Time




Figure 17. Supply Voltage versus Supply Current




Figure 18. Representative Block Diagram




Figure 19. Current Limit Operating Waveforms

OPERATING DESCRIPTION

The MC33025 and MC34025 series are high speed, fixed frequency, double—ended pulse width modulator controllers optimized for high frequency operation. They are specifically designed for Off–Line and DC–to–DC converter applications offering the designer a cost effective solution with minimal external components. A representative block diagram is shown in Figure 18.

Oscillator

The oscillator frequency is programmed by the values selected for the timing components R_T and C_T . The R_T pin is set to a temperature compensated 3.0 V. By selecting the value of R_T , the charge current is set through a current mirror for the timing capacitor C_T . This charge current is ratioed to be 10 times the charge current, which yields the maximum duty cycle of 90%. C_T is charged to 2.8 V and discharged to 1.0 V. During the discharge of C_T , the oscillator generates an internal blanking pulse that resets the PWM Latch, inhibits the outputs, and toggles the steering flip—flop. The threshold voltages on the oscillator comparator is trimmed to guarantee an oscillator accuracy of 5.0% at $25^{\circ}\mathrm{C}$.

Additional dead time can be added by externally increasing the charge current to C_T as shown in Figure 23. This changes the charge to discharge ratio of C_T which is set internally to $I_{charge}/10\,I_{charge}$. The new charge to discharge ratio will be:

% Deadtime =
$$\frac{I_{additional} + I_{charge}}{10 (I_{charge})}$$

A bidirectional clock pin is provided for synchronization or for master/slave operation. As a master, the clock pin provides a positive output pulse during the discharge of C_T. As a slave, the clock pin is an input that resets the PWM latch and blanks the drive output, but does not discharge C_T. Therefore, the oscillator is not synchronized by driving the clock pin alone. Figures 29 and 30 provide suggested synchronization.

Error Amplifier

A fully compensated Error Amplifier is provided. It features a typical DC voltage gain of 95 dB and a gain bandwidth product of 8.3 MHz with 75 degrees of phase margin (Figure 3). Typical application circuits will have the noninverting input tied to the reference. The inverting input will typically be connected to a feedback voltage generated from the output of the switching power supply. Both inputs have a Common Mode Voltage (V_{CM}) input range of 1.5 V to 5.5 V. The Error Amplifier Output is provided for external loop compensation.

Soft-Start Latch

Soft–Start is accomplished in conjunction with an external capacitor. The soft start capacitor is charged by an internal 9.0 μ A current source. This capacitor clamps the output of the error amplifier to less than its normal output voltage, thus limiting the duty cycle.

The time it takes for a capacitor to reach full charge is given by:

$$t \approx (4.5 \bullet 10^5) C_{Soft-Start}$$

A Soft–Start latch is incorporated to prevent erratic operation of this circuitry. Two conditions can cause the Soft–Start circuit to latch so that the Soft–Start capacitor stays discharged. The first condition is activation of an undervoltage lockout of either V_{CC} or V_{ref}. The second condition is when current sense input exceeds 1.4 V. Since this latch is "set dominant", it cannot be reset until either of these signals is removed, and the voltage at C_{Soft–Start} is less than 0.5 V.

PWM Comparator and Latch

A PWM circuit typically compares an error voltage with a ramp signal. The outcome of this comparison determines the state of the output. In voltage mode operation the ramp signal is the voltage ramp of the timing capacitor. In current mode operation the ramp signal is the voltage ramp induced in a current sensing element. The ramp input of the PWM comparator is pinned out so that the user can decide which mode of operation best suits the application requirements. The ramp input has a 1.25 V offset such that whenever the voltage at this pin exceeds the Error Amplifier Output voltage minus 1.25 V, the PWM comparator will cause the PWM latch to set, disabling the outputs. Once the PWM latch is set, only a blanking pulse by the oscillator can reset it, thus initiating the next cycle.

A toggle flip flop connected to the output of the PWM latch controls which output is active. The flip flop is pulsed by an OR gate that gets its inputs from the oscillator clock and the output of the PWM latch. A pulse from either one will cause the flip flop to enable the other output.

Current Limiting and Shutdown

A pin is provided to perform current limiting and shutdown operations. Two comparators are connected to the input of this pin. When the voltage at this pin exceeds 1.0 V, one of the comparators is activated. The output of this comparator sets the PWM latch, which disables the output. In this way cycle—by—cycle current limiting is accomplished. If a current limit resistor is used in series with the power devices, the value of the resistor is found by:

$$R_{Sense} = \frac{1.0 \text{ V}}{I_{pk \text{ (switch)}}}$$

If the voltage at this pin exceeds 1.4 V, the second comparator is activated. This comparator sets a latch which, in turn, causes the Soft–Start capacitor to be discharged. In this way a "hiccup" mode of recovery is possible in the case of output short circuits. If a current limit resistor is used in series with the output devices, the peak current at which the controller will enter a "hiccup" mode is given by:

$$I_{\text{Shutdown}} = \frac{1.4 \text{ V}}{R_{\text{Sense}}}$$

Undervoltage Lockout

There are two undervoltage lockout circuits within the IC. The first senses V_{CC} and the second V_{ref} . During power–up, V_{CC} must exceed 9.2 V and V_{ref} must exceed 4.2 V before the outputs can be enabled and the Soft–Start latch released. If V_{CC} falls below 8.4 V or V_{ref} falls below 3.6 V, the outputs are disabled and the Soft–Start latch is activated. When the UVLO is active, the part is in a low current standby mode allowing the IC to have an off–line bootstrap start–up circuit. Typical start–up current is 500 μ A.

Output

The MC34025 has two high current totem pole outputs specifically designed for direct drive of power MOSFETs. They are capable of up to ± 2.0 A peak drive current with a typical rise and fall time of 30 ns driving a 1.0 nF load.

Separate pins for V_C and Power Ground are provided. With proper implementation, a significant reduction of switching transient noise imposed on the control circuitry is possible. The separate V_C supply input also allows the designer added flexibility in tailoring the drive voltage independent of V_{CC} .

Reference

A 5.1 V bandgap reference is pinned out and is trimmed to an initial accuracy of $\pm 1.0\%$ at 25°C. This reference has short circuit protection and can source in excess of 10 mA for powering additional control system circuitry.

Design Considerations

Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. With high frequency, high power, switching power supplies it is imperative to have separate current loops for the signal paths and for the power paths. The printed circuit layout should contain a ground plane with low current signal and high current switch and output grounds returning on separate paths back to the input filter capacitor. All bypass capacitors

and snubbers should be connected as close as possible to the specific part in question. The PC board lead lengths must be less than 0.5 inches for effective bypassing or snubbing.

Instabilities

In current mode control, an instability can be encountered at any given duty cycle. The instability is caused by the current feedback loop. It has been shown that the instability is caused by a double pole at half the switching frequency. If an external ramp (S_e) is added to the on–time ramp (S_n) of the current–sense waveform, stability can be achieved (see Figure 20).

One must be careful not to add too much ramp compensation. If too much is added, the system will start to perform like a voltage mode regulator. All benefits of current mode control will be lost. Figures 28A and 28B show examples of two different ways in which external ramp compensation can be implemented.




Figure 20. Ramp Compensation

A simple equation can be used to calculate the amount of external ramp necessary to add that will achieve stability in the current loop. For the following equations, the calculated values for the application circuit in Figure 36 are also shown.

$$S_{e} = \frac{V_{O}}{L} \left(\frac{N_{S}}{N_{P}} \right) (R_{S}) A_{i}$$

where: $V_O = DC$ output voltage

Np, Ns = number of power transformer primary or secondary turns

A_i = gain of the current sense network (see Figures 25, 26 and 27)

L = output inductor


Rs = current sense resistance

For the application circuit:
$$S_e = \frac{5}{1.8 \mu} \left(\frac{4}{16}\right) (0.3)(0.55)$$

= 0.115 V/ μ s


PIN FUNCTION DESCRIPTION

Pin No.		
DIP/SOIC	Function	Description
1	Error Amp Inverting Input	This pin is usually used for feedback from the output of the power supply.
2	Error Amp Noninverting Input	This pin is used to provide a reference in which an error signal can be produced on the output of the error amp. Usually this is connected to V _{ref} , however an external reference can also be used.
3	Error Amp Output	This pin is provided for compensating the error amp for poles and zeros encountered in the power supply system, mostly the output LC filter.
4	Clock	This is a bidirectional pin used for synchronization.
5	R _T	The value of R _T sets the charge current through timing Capacitor, C _T .
6	C _T	In conjunction with R _T , the timing Capacitor sets the switching frequency. Because this part is a push–pull output, each output runs at one–half the frequency set at this pin.
7	Ramp Input	For voltage mode operation this pin is connected to C _T . For current mode operation this pin is connected through a filter to the current sensing element.
8	Soft-Start	A capacitor at this pin sets the Soft–Start time.
9	Current Limit/Shutdown	This pin has two functions. First, it provides cycle—by–cycle current limiting. Second, if the current is excessive, this pin will reinitiate a Soft–Start cycle.
10	Ground	This pin is the ground for the control circuitry.
11	Output A	This is a high current totem pole output.
12	Power Ground	This is a separate power ground return that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.
13	V _C	This is a separate power source connection for the outputs that is connected back to the power source input. With a separate power source connection, it can reduce the effects of switching transient noise on the control circuitry.
14	Output B	This is a high current totem pole output.
15	VCC	This pin is the positive supply of the control IC.
16	V _{ref}	This is a 5.1 V reference. It is usually connected to the noninverting input of the error amplifier.




In voltage mode operation, the control range on the output of the Error Amplifier from 0% to 90% duty cycle is from 2.25 V to 4.05 V.

Figure 21. Voltage Mode Operation




In current mode control, an RC filter should be placed at the ramp input to filter the leading edge spike caused by turn—on of a power MOSFET.

Figure 22. Current Mode Operation




Additional dead time can be added by the addition of a dead time resistor from V_{ref} to C_{T} . See text on oscillator section for more information.

Figure 23. Dead Time Addition



The sync pulse fed into the clock pin must be at least 3.9 V. R_{T} and C_{T} need to be set 10% slower than the sync frequency. This circuit is also used in voltage mode operation for master/slave operation. The clock signal would be coming from the master which is set at the desired operating frequency, while the slave is set 10% slower.

Figure 24. External Clock Synchronization



The addition of an RC filter will eliminate instability caused by the leading edge spike on the current waveform. This sense signal can also be used at the ramp input pin for current mode control. For ramp compensation it is necessary to know the gain of the current feedback loop. If a transformer is used, the gain can be calculated by:

$$A_i = \frac{R_{Sense}}{turns, ratio}$$

Figure 25. Resistive Current Sensing




Figure 26. Primary Side Current Sensing





Figure 27. Primary or Secondary Side Current Sensing


The addition of an RC filter will eliminate instability caused by the leading edge spike on the current waveform. This sense signal can also be used at the ramp input pin for current mode control. For ramp compensation it is necessary to know the gain of the current feedback loop. The gain can be calculated by:

$$A_i = \frac{R_W}{turns\ ratio}$$



This method of slope compensation is easy to implement, however, it is noise sensitive. Capacitor C_1 provides AC coupling. The oscillator signal is added to the current signal by a voltage divider consisting of resistors R_1 and R_2 .

Figure 28A. Slope Compensation (Noise Sensitive)



When only one output is used, this method of slope compensation can be used and it is relatively noise immune. Resistor R_M and capacitor C_M provide the added slope necessary. By choosing R_M and C_M with a larger time constant than the switching frequency, you can assume that its charge is linear. First choose C_M , then R_M can be adjusted to achieve the required slope. The diode provides a reset pulse at the ramp input at the end of every cycle. The charge current I_M can be calculated by $I_M = C_M S_e$. Then R_M can be calculated by $R_M = V_C C_M I_M$.

Figure 28B. Slope Compensation (Noise Immune)




Figure 29. Current Mode Master/Slave Operation Over Short Distances





Figure 30. Synchronization Over Long Distances




In voltage mode operation, the maximum duty cycle can be clamped. By the addition of a PNP transistor to buffer the clamp voltage, the Soft–Start current is not affected by R_1 .

The new equation for Soft–Start is
$$t \approx \frac{V_{clamp} + 0.6}{9.0 \mu A} (C_{SS})$$

In current mode operation, this circuit will limit the maximum voltage allowed at the ramp input to end a cycle.

Figure 31. Buffered Maximum Clamp Level



The totem pole output can furnish negative base current for enhanced transistor turn–off, with the addition of the capacitor in series with the base.

Figure 32. Bipolar Transistor Drive




Figure 33. Isolated MOSFET Drive





Figure 34. Direct Transformer Drive

The totem pole output can easily drive pulse transformers. A Schottky diode is recommended when driving inductive loads at high frequencies. The diode can reduce the driver's power dissipation due to excessive ringing, by preventing the output pin from being driven below ground.




A series gate resistor may be needed to damp high frequency parasitic oscillation caused by a MOSFET's input capacitance and any series wiring inductance in the gate—source circuit. The series resistor will also decrease the MOSFET's switching speed. A Schottky diode can reduce the driver's power dissipation due to excessive ringing, by preventing the output pin from being driven below ground. The Schottky diode also prevents substrate injection when the output pin is driven below ground.

Figure 35. MOSFET Parasitic Oscillations

Figure 36. Application Circuit

VO

-- 5.0 V



T₁ - Primary: 16 turns center tapped #48 AWG (1300 strands litz wire) Secondary: 4 turns center tapped 0.003" (2 layers) copper foil Bootstrap: 1 turn added to each secondary output #36 AWG Core: Philips 3F3, part #4312 020 4124 Bobbin: Philips part #4322 021 3525 Coilcraft P3269-A

L₁ – 2 turns #48 AWG (1300 strands litz wire) Core: Philips 3F3, part #EP10-3F3 Bobbin: Philips part #EP10PCB1-8 $L = 1.8 \, \mu H$ Coilcraft P3270-A

L₂ - 7 turns #18 AWG, 1/2" diameter air core Coilcraft P3271-A

Heatsinks - Power FET: AAVID Heatsink #533902B02554 with clip Output Rectifiers: AAVID Heatsink #533402B02552 with clip

Test	Condition	Result
Line Regulation	V _{in} = 40 V to 56 V, I _O = 15 A	14 mV = ±0.275%
Load Regulation	V _{in} = 48 V, I _O = 8.0 V to 15 A	54 mV = ±1.0%
Output Ripple	V _{in} = 48 V, I _O = 15 A	50 mVp-p
Efficiency	V _{in} = 48 V, I _O = 15 A	71.2%

Insulators – All power devices are insulated with Berguist Sil-Pad 1500

- 1 10 (1.0µF) ceramic capacitors in parallel
- $(2) 5 (1.5 \Omega)$ resistors in parallel $(3) 2 (1.0 \mu F)$ cearmic capacitors in parallel





Figure 37. PC Board With Components



(Top View)





Figure 38. PC Board Without Components

PACKAGE DIMENSIONS


PDIP-16 **P SUFFIX** CASE 648-08 ISSUE R



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEADS WHEN
- FORMED PARALLEL.
 DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 BSC	
Н	0.050 BSC		1.27	BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10 °
S	0.020	0.040	0.51	1.01





NOTES:

- NOTES:

 1. DIMENSIONS ARE IN MILLIMETERS.

 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.

 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- MAXIMUM MOLD PROTRUSION 0.15 PER SIJE.
 DIMENSION B DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS
 OF THE B DIMENSION AT MAXIMUM MATERIAL
 CONDITION.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
В	0.35	0.49	
С	0.23	0.32	
D	10.15	10.45	
Ε	7.40	7.60	
е	1.27	BSC	
Н	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
Δ.	n o	70	

Notes

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore: 001–800–4422–3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.