

Low Voltage Rail-To-Rail Sleep-Mode™ Operational Amplifier

The MC33304 is a monolithic bipolar operational amplifier. This low voltage rail–to–rail amplifier has both a rail–to–rail input and output stage, with high output current capability. This amplifier also employs Sleep–Mode technology. In sleepmode, the micropower amplifier is active and waiting for an input signal. When a signal is applied, causing the amplifier to source or sink $\geq\!200~\mu\text{A}$ (typically) to the load, it will automatically switch to the awakemode (supplying up to 70 mA to the load). When the output current drops below 90 μA , the amplifier automatically returns to the sleepmode.

Excellent performance can be achieved as an audio amplifier. This is due to the amplifier's low noise and low distortion. A delay circuit is incorporated to prevent crossover distortion.

- Ideal for Battery Applications
- Full Output Signal (No Distortion) for Battery Applications Down to ±0.9 VDC.
- Single Supply Operation (+1.8 to +12 V)
- Rail-To-Rail Performance on Both the Input and Output
- Output Voltages Swings Typically within 100 mV of Both Rails (R_I = 1.0 m Ω)
- Two States: "Sleepmode" (Micropower, I_D = 110 μA/Amp) and "Awakemode" (High Performance, I_D = 1200 μA/Amp)
- Automatic Return to Sleepmode when Output Current Drops Below Threshold, Allowing a Fully Functional Micropower Amplifier
- Independent Sleepmode Function for Each Amplifier
- No Phase Reversal on the Output for Overdriven Input Signals
- High Output Current (70 mA typically)
- 600 Ω Drive Capability
- Standard Pinouts; No Additional Pins or Components Required
- Drop-In Replacement for Many Other Quad Operational Amplifiers
- Similar to MC33201, MC33202 and MC33204 Family
- The MC33304 Amplifier is Offered in the Plastic DIP or SOIC Package (P and D Suffixes)

Sleep-Mode is a trademark of Motorola, Inc.

TYPICAL DC ELECTRICAL CHARACTERISTICS (T_A = 25°C)


Characteristic	V _{CC} = 2.0 V	V _{CC} = 3.3 V	V _{CC} = 5.0 V	Unit
Input Offset Voltage				mV
VIO(max) MC33304	±10	±10	±10	
Output Voltage Swing				
V_{OH} (R _L = 600 Ω)	1.85	3.10	4.75	V_{min}
$V_{OL} (R_L = 600 \Omega)$	0.15	0.15	0.15	V_{max}
Power Supply Current per Amplifier (ID)				
Awakemode	1.625	1.625	1.625	mA
Sleepmode	140	140	140	μΑ


Specifications are for reference only and not necessarily guaranteed. $V_{EE} = Gnd$.

MC33304

RAIL-TO-RAIL SLEEP-MODE OPERATIONAL AMPLIFIER

SEMICONDUCTOR TECHNICAL DATA





ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC33304D	T 400 / 40500	SO-14
MC33304P	$T_A = -40^{\circ} \text{ to } +105^{\circ}\text{C}$	Plastic DIP

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (V _{CC} to V _{EE})	٧s	+16	V
ESD Protection Voltage at Any Pin Human Body Model	VESD	2000	٧
Voltage at Any Device Pin (Note 2)	V _{DP}	V _S ± 0.5	V
Input Differential Voltage Range	V _{IDR}	(Notes 1 & 2)	V
Output Short Circuit Duration	t _S	Indefinite (Note 3)	sec
Maximum Junction Temperature	TJ	+150	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Maximum Power Dissipation	PD	(Note 5)	mW

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Тур	Max	Unit
Supply Voltage	٧s				V
Single Supply		1.8	-	12	
Split Supplies		±0.9	-	±6.0	
Input Voltage Range, Sleepmode and Awakemode	VICR	VEE	_	Vcc	V
Ambient Operating Temperature Range	TA	-40	_	+105	°C

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = +5.0 \text{ V}$, $V_{EE} = \text{Gnd}$, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Input Offset Voltage (V _{CM} = 0 V, V _O = 0 V) (Note 4) Sleepmode and Awakemode	VIO				mV
$T_A = 25^{\circ}C$ $T_A = -40^{\circ} \text{ to } +105^{\circ}C$		-10 -13	0.7 –	+10 +13	
Average Temperature Coefficient of Input Offset Voltage (R _S = 50Ω , V _{CM} = $0 V$, V _O = $0 V$)	ΔV _{IO} /ΔΤ				μV/°C
$T_A = -40^{\circ}$ to +105°C, Sleepmode and Awakemode		_	2.0	_	
Input Bias Current ($V_{CM} = 0 \text{ V}, V_{O} = 0 \text{ V}$) (Note 4) Awakemode	IIIBI				nA
$T_A = 25^{\circ}C$		-	90	+200	
$T_A = -40^{\circ} \text{ to } +105^{\circ}\text{C}$		_	_	+500	
Input Offset Current ($V_{CM} = 0 \text{ V}, V_{O} = 0 \text{ V}$) (Note 4) Awakemode	IIIOI				nA
$T_A = 25^{\circ}C$ $T_A = -40^{\circ}$ to +105°C		_	3.1	+50 +100	
Large Signal Voltage Gain (V_{CC} = +5.0 V, V_{EE} = -5.0 V) Awakemode, R_{I} = 600 Ω	A _{VOL}				dB
T _A = 25°C		90	116	_	
$T_A = -40^{\circ} \text{ to } +105^{\circ}\text{C}$		85	_	_	
Power Supply Rejection Ratio, Awakemode	PSRR	65	90	_	dB
Output Short Circuit Current (Awakemode) (V _{ID} = ±0.2 V)	ISC				mA
Source		-200	-89	-50	
Sink		+50	+89	+200	
Output Transition Current, Source/Sink					μА
Sleepmode to Awakemode, V_{CC} = +1.0 V, V_{EE} = -1.0 V Awakemode to Sleepmode, V_{CC} = +5.0 V, V_{EE} -5.0 V	TH1 TH2	90		200 -	

DC ELECTRICAL CHARACTERISTICS (continued) ($V_{CC} = +5.0 \text{ V}$, $V_{EE} = \text{Gnd}$, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage Swing (V _{ID} = ±0.2 V) Sleepmode					V
$V_{CC} = +5.0 \text{ V}, V_{EE} = 0 \text{ V}, R_{L} = 1.0 \text{ M}\Omega$	VOH	4.90	4.97	_	
$V_{CC} = 0 \text{ V}, V_{EE} = -5.0 \text{ V}, R_{L} = 1.0 \text{ M}\Omega$	VOL	_	-4.96	-4.90	
$V_{CC} = +2.0 \text{ V}, V_{FF} = 0 \text{ V}, R_{I} = 1.0 \text{ M}\Omega$	VOH	1.90	1.98	-	
$V_{CC} = 0 \text{ V}, V_{EE} = -2.0 \text{ V}, R_{L} = 1.0 \text{ M}\Omega$	VOL	_	-1.97	-1.90	
Awakemode	"-				
$V_{CC} = +5.0 \text{ V}, V_{EE} = 0 \text{ V}, R_{L} = 600 \Omega$	V _{OH}	4.75	4.86	-	
$V_{CC} = 0 \text{ V}, V_{EE} = -5.0 \text{ V}, R_{L} = 600 \Omega$	VOL	_	-4.85	-4.75	
$V_{CC} = +2.0 \text{ V}, V_{EE} = 0 \text{ V}, R_{L} = 600 \Omega$	VOH	1.85	1.91	_	
$V_{CC} = 0 \text{ V}, V_{EE} = -2.0 \text{ V}, R_{L} = 600 \Omega$	VOL	_	-1.90	-1.85	
V_{CC} = +2.5 V, V_{EE} = -2.5 V, R_L = 600 Ω	Voн	_	2.41	_	
V_{CC} = +2.5 V, V_{EE} = -2.5 V, R_L = 600 Ω	VOL	_	-2.40	_	
Common Mode Rejection Ratio	CMRR	60	90	-	dB
Power Supply Current (per Amplifier)	I _D				μΑ
Sleepmode					
$V_{CC} = +2.0 \text{ V}, V_{EE} = 0 \text{ V}$ $T_A = +25^{\circ}\text{C}$		_	85	-	
$V_{CC} = +2.5 \text{ V}, V_{EE} = -2.5 \text{ V}$ $T_A = +25 ^{\circ}\text{C}$		_	110	140	
$T_A = -40^{\circ} \text{ to } +105^{\circ}\text{C}$		_	_	150	
$V_{CC} = +12 \text{ V}, V_{EE} = 0 \text{ V}$ $T_A = +25^{\circ}\text{C}$		_	125		
Awakemode					
$V_{CC} = +2.5 \text{ V}, V_{EE} = -2.5 \text{ V}$ $T_A = +25 ^{\circ}\text{C}$		_	1200	1625	
$T_A = -40^{\circ} \text{ to } +105^{\circ}\text{C}$		_	-	1750	
Thermal Resistance	θJA				°C/W
SOIC		_	145	_	
Plastic DIP		_	75	_	

AC ELECTRICAL CHARACTERISTICS (V_{CC} = +6.0 V, V_{EE} = -6.0 V, R_L = 600 Ω , T_A = 25°C, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Slew Rate (V_{CC} = +2.5 V, V_{EE} = -2.5 V, A_{V} = +1.0) (Note 6) Awakemode	SR	0.5	0.89	-	V/µs
Gain Bandwidth Product (f = 100 kHz) Awakemode	GBW	_	2.2	-	MHz
Gain Margin ($C_L = 0 \text{ pF}$) Awakemode Sleepmode ($R_L = 1.0 \text{ k}\Omega$)	A _m		6.0 9.0	_ _	dB
Phase Margin (R _L = 1.0 k Ω , V _O = 0 V, C _L = 0 pF) Awakemode Sleepmode	φm	- -	40 60	- -	Deg
Sleepmode to Awakemode Transition Time $R_L = 600~\Omega$ $R_L = 10~k$	^t tr1	- -	4.0 12	- -	μsec
Awakemode to Sleepmode Transition Time	t _{tr2}	-	1.5	-	sec
Channel Separation (f = 1.0 kHz) Awakemode	CS	-	100	-	dB

- **NOTES:** 1. The differential input voltage of each amplifier is limited by two internal diodes. The diodes are connected across the inputs in parallel and opposite to each other. For more differential input voltage range, use current limiting resistors in series with the input pins.
 - The common-mode input voltage range of each amplifier is limited by diodes connected from the inputs to both power supply rails. Therefore, the voltage on either input must not exceed supply rail by more than ±500 mV.
 - 3. Simultaneous short circuits of two or more amplifiers to the positive or negative rail can exceed the power dissipation ratings and cause eventual failure of the device.
 - 4. Rail-to-rail performance is achieved at the input of the amplifier by using parallel NPN-PNP differential stages. When the inputs are near the negative rail (V_{EE} < V_{CM} < 800 mV), the PNP stage is on. When the inputs are above 800 mV (i.e. 800 mV < V_{CM} < V_{CC}), the NPN stage is on. This switching of the input pairs will cause a reversal of input bias current. Slight changes in the input offset voltage will be noted between the NPN and PNP pairs. Cross-coupling techniques have been used to keep this change to a minimum.
 - 5. Power dissipation must be considered to ensure maximum junction (T_J) is not exceeded. (See Figure 2)
 - 6. When connected as a voltage follower and used in transient conditions, a current limiting resistor may be needed between the output and the inverting input. This is because of the back to back diodes clamped across the inputs. The value of this resistor should be between 1.0 kΩ and 10 kΩ. If the amplifier does not become slew rate limited and is processing low frequency waveforms, then no resistor would be necessary. (The output could be tied directly to the negative input.)

AC ELECTRICAL CHARACTERISTICS (continued) (V_{CC} = +6.0 V, V_{EE} = -6.0 V, R_L = 600 Ω , T_A = 25°C, unless otherwise noted.)


Characteristic	Symbol	Min	Тур	Max	Unit
Power Bandwidth (VO = 4.0 Vpp, RL = 2.0 k Ω , THD \leq 1.0%) Awakemode	BWp	_	28	_	kHz
Distortion ($V_O = 2.0 V_{pp}$, $A_V = +1.0$) Awakemode (f = 10 kHz) Sleepmode (f = 1.0 kHz, $R_L = Infinite$)	THD	- -	0.009 0.007	- -	%
Open Loop Output Impedance (VO = 0 V, f = 2.0 MHz, AV = +10, IQ = 10 μ A) Awakemode Sleepmode	IZOI		100 1000	_ _	Ω
Differential Input Impedance (V _{CM} = 0 V) Awakemode Sleepmode	R _{IN}	_ _	200 1300	- -	kΩ
Differential Input Capacitance (V _{CM} = 0 V) Awakemode Sleepmode	C _{IN}	- -	8.0 0.4	- -	pF
Equivalent Input Noise Voltage (RS = 100 Ω , f = 1.0 kHz) Awakemode Sleepmode	e _n	_ _	15 60	-	nV/√Hz
Equivalent Input Noise Current (f = 1.0 kHz) Awakemode Sleepmode	in	_ _	0.22 0.20	- -	pA/√ Hz

NOTES: 1. The differential input voltage of each amplifier is limited by two internal diodes. The diodes are connected across the inputs in parallel and opposite to each other. For more differential input voltage range, use current limiting resistors in series with the input pins.

2. The common—mode input voltage range of each amplifier is limited by diodes connected from the inputs to both power supply rails. Therefore, the

- voltage on either input must not exceed supply rail by more than ± 500 mV.
- 3. Simultaneous short circuits of two or more amplifiers to the positive or negative rail can exceed the power dissipation ratings and cause eventual
- 4. Rail-to-rail performance is achieved at the input of the amplifier by using parallel NPN-PNP differential stages. When the inputs are near the negative rail (VEE < VCM < 800 mV), the PNP stage is on. When the inputs are above 800 mV (i.e. 800 mV < V_{CM} < V_{CC}), the NPN stage is on. This switching of the input pairs will cause a reversal of input bias current. Slight changes in the input offset voltage will be noted between the NPN and PNP pairs. Cross-coupling techniques have been used to keep this change to a minimum.
- 5. Power dissipation must be considered to ensure maximum junction (T_J) is not exceeded. (See Figure 2)
- 6. When connected as a voltage follower and used in transient conditions, a current limiting resistor may be needed between the output and the inverting input. This is because of the back to back diodes clamped across the inputs. The value of this resistor should be between 1.0 k Ω and 10 kΩ. If the amplifier does not become slew rate limited and is processing low frequency waveforms, then no resistor would be necessary. (The output could be tied directly to the negative input.)

Figure 1. Equivalent Circuit Block Diagram (Each Amplifier)



There are 515 active components for the entire quad device.

MC33304 DEVICE DESCRIPTION

The MC33304 will begin to function at power supply voltages as low as $V_S = \pm 0.8$ V. The device has the ability to swing rail—to—rail on both the input and the output. Since the common mode input voltage range extends from V_{CC} to V_{EE} , it can be operated with either single or split voltage supplies. The MC33304 is guaranteed not to latch up or phase reverse over the entire common mode range. However, the output could go into phase reversal state if input voltage is set higher than $+V_{CC}$ or $-V_{EE}$.

When power is initially applied, the part may start to operate in the awakemode. This occurs because of bias currents being generated from the charging of the internal capacitors. When this occurs, the user will have to wait approximately 1.5 seconds before the device will switch back to the sleepmode.

The amplifier is designed to switch from sleepmode to awakemode whenever the output current exceeds a preset current threshold (ITH) of approximately 200 μ A. As a result, the output switching threshold voltage (VST) is controlled by the output loading resistance (RL). Large valued load resistors require a large output voltage to switch, but reduce unwanted transitions to the awakemode.

Most of the transition time is consumed slewing in the sleepmode until VST is reached, therefore, small values of RL allow rapid transition to the awakemode. The output switching threshold voltage (VST) is higher for the larger values of RL, requiring the amplifier to slew longer in the slower sleepmode state before switching to the awakemode.

Although typically 200 μ A, I_{TH} varies with supply voltage, temperature and the load resistance. Generally, any current loading on the ouput which causes a current greater than I_{TH}

to flow will switch the amplifier into the awakemode. This includes transition currents like those generated by charging load capacitances. In fact, the maximum capacitance that can be driven while attempting to remain in the sleepmode is approximately 300 pF.


The awakemode to sleepmode transition time is controlled by an internal delay circuit, which is necessary to prevent the amplifier from going to sleep during every zero crossing of the output waveform. This delay circuit also eliminates the crossover distortion commonly found in micropower amplifiers.


The MC33304 rail—to—rail sleepmode operational amplifier is unique in its ability to swing rail—to—rail on both the input and output using a bipolar design. This offers a low noise and wide common mode input voltage range. Since the common mode input voltage range extends from VCC to VEE, it can be operated with either single or split voltage supplies.


Rail-to-rail performance is achieved at the input of the amplifiers by using parallel NPN-PNP differential input stages. When the inputs are within 800 mV of the negative rail, the PNP stage is on. When the inputs are more than 800 mV above VEE, the NPN stage is on. This switching of input pairs will cause a reversal of input bias currents. Also, slight differences in offset voltage may be noted between the NPN and PNP pairs. Cross-coupling techniques have been used to keep this change to a minimum.


In addition to the rail–to–rail performance, the output stage is current boosted to provide enough output current to drive 600 Ω loads. Because of this high current capability, care should be taken not to exceed the 150°C maximum junction temperature specification.

Figure 2. Maximum Power Dissipation versus Temperature $P_{D(max)}$, MAXIMUM POWER DISSIPATION (mW) 2.5 k 2.0 l MC33304P 1.5 k MC33304P 1.0 k 0.5 k -40 -25 25 50 85 125 -55 TA, AMBIENT TEMPERATURE (°C)












Figure 8. Maximum Peak-to-Peak Output
Voltage Swing versus Load Resistance


100


100


100


VCC = +6.0 V
VEE --6.0 V
VEE --6.0 V
F = 1.0 kHz
TA = 25°C

RI , LOAD RESISTANCE TO GROUND (Ω)
















Figure 14. Output Short Circuit Current versus Temperature $I_{SC}I,$ OUTPUT SHORT CIRCUIT CURRENT (mA) 120 V_{CC} = +5.0 V V_{EE} = Gnd Source $V_{1D}^{-2} = \pm 0.2 \text{ V}$ 100 $R_L = 1.0 M\Omega$ Awakemode Sink 80 60 40 -40 -25 125 -55 0 25 50 85 TA, AMBIENT TEMPERATURE (°C)

















Figure 20. Phase Margin versus **Differential Source Resistance** 80 70 Sleepmode φ_m, PHASE MARGIN (°) 60 50 40 Awakemode $V_{CC} = +6.0 \text{ V}$ $V_0 = 0 V$ VEE = -6.0 V $T_{A} = 25^{\circ}C$ 20 $R_{T}^{--} = R1 + R2$ 10 10 100 1.0 k 10 k R_T , DIFFERENTIAL SOURCE RESISTANCE (Ω)



















MC33304 **OUTLINE DIMENSIONS**



- 1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL
- DIMENSION B DOES NOT INCLUDE MOLD FLASH
- ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.715	0.770	18.16	19.56	
В	0.240	0.260	6.10	6.60	
С	0.145	0.185	3.69	4.69	
D	0.015	0.021	0.38	0.53	
F	0.040	0.070	1.02	1.78	
G	0.100	BSC	2.54	BSC	
Н	0.052	0.095	1.32	2.41	
J	0.008	0.015	0.20	0.38	
K	0.115	0.135	2.92	3.43	
L	0.300	BSC	7.62 BSC		
M	0°	10°	0°	10°	
N	0.015	0.039	0.39	1.01	



- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE
- MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX		
Α	8.55	8.75	0.337	0.344		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.054	0.068		
D	0.35	0.49	0.014	0.019		
F	0.40	1.25	0.016	0.049		
G	1.27	BSC	0.050	BSC		
J	0.19	0.25	0.008	0.009		
K	0.10	0.25	0.004	0.009		
M	0°	7°	0 °	7°		
Р	5.80	6.20	0.228	0.244		
R	0.25	0.50	0.010	0.019		

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical parameters, including or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

 \Diamond

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



